

INDUSTRIAL STRENGTH... Start Your Application From YOURITECH

Integration support

Obsolescence Management

Embedded Systems

Human Machine Interface

Touch Solutions

Software

Quality Management

Open Frame Monitors

LCD Controller

Research & Development

Firmware

EMC tests

on-site service

In-house Manufacturing

Cover glass

System solutions

OEM Solutions

Custom Display

PCAP

Mechanical design

Production Custom designs Installation

Optical Bonding



SPECIFICATION FOR LCM+CTP Module

MODULE No:	ET020WQ21-KT
CUSTOMER:	

YOURITECH	INITIAL	DATE
PREPARED BY		
CHECKED BY		
APPROVED BY		

CUSTOMER	INITIAL	DATE
APPROVED BY		



[illegible]

Contents

1. Basic Specifications	5
1.1 TFT Features	5
1.2 CTP Features	5
1.3 Mechanical Information	6
2. Block Diagram	6
3. Outline dimension	7
4. Input terminal Pin Assignment	8
4.1 TFT PIN Define	8
4.2 CTP PIN Define	9
5. LCD Optical Characteristics	10
5.1 Optical specification	10
6. Electrical Characteristics	13
6.1 Absolute Maximum Rating	13
6.2 DC Electrical Characteristics	13
6.3 LED Backlight Characteristics	14
7. MIPI Interface Characteristics	16
7.1 High Speed Mode – Clock Channel Timing	16
7.2 High Speed Mode – Data Clock Channel Timing	16
7.3 High Speed Mode – Rise and Fall Timings	17
7.4 Low Speed Mode – Bus Turn Around	18
7.5 Data Lanes from Low Power Mode to High Speed Mode	19
7.6 Data Lanes from Low Power Mode to High Speed Mode	20
7.7 Data Lanes from Low Power Mode to High Speed Mode	21
7.8 Reset input timing	22
8. CTP Specification	23
8.1 Electrical Characteristics	23
8.1.1 Absolute Maximum Rating	23
8.1.2 DC Electrical Characteristics (Ta=25℃)	23
8.2 AC Characteristics	24
8.3 POWER ON/Reset Sequence	25
8.4 I2C Timing	27
9. LCD Module Out-Going Quality Level	29
9.1 VISUAL & FUNCTION INSPECTION STANDARD	29
9.1.1 Inspection conditions	29



9.1.2 Definition	29
9.1.3 Sampling Plan	30
9.1.4 Criteria (Visual)	31
10. Reliability Test Result	37
11. Cautions and Handling Precautions	38
11.1 Handling and Operating the Module	38
11.2 Storage and Transportation	38



1.Basic Specifications

* Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amorphous silicon TFT as a switching device. This module is composed of a Transmissive type TFT-LCD Panel, driver circuit, capacitance touch panel, back-light unit. The resolution of a 2.73 " TFT-LCD contains 320x320 pixels, and can display up to 16.7M colors.

1.1 TFT Features

General Information Items	Specification	Unit	Note
	Main Panel		
Display area(AA)	48.96(H)*48.96(V) (2.73 inch)	mm	
Driver element	TFT active matrix	-	
Display colors	16.7M	colors	
Number of pixels	320(RGB)*320	dots	
Pixel arrangement	RGB vertical stripe	-	
Pixel pitch	0.153(H)*0.153(V)	mm	
Viewing angle	ALL	o'clock	
Controller IC	ST7796	-	
LCM Interface	1 Lane MIPI	-	
Display mode	Transmissive /Normally Black	-	
Operating temperature	-30 ~ +85	°C	
Storage temperature	-30 ~ +85	°C	
Module bonding technology	Optical bonding between LCM and CTP	-	

1.2 CTP Features

General Information Items	Specification	Unit	Note
	Main Panel		
Resolution	320(H)*320(V)	-	
Structure	G+G	-	
Controller IC	FT5446U	-	
Interface	I2C	-	
Slave Address	TBD	-	




Touch mode	Five point	-	
Logic level	1.8 or 3.3	V	Set by VDDIO

1.3 Mechanical Information

Item	Min.	Typ.	Max.	Unit	Note
Module size	Horizontal(H)	-	63.4	-	mm
	Vertical(V)	-	69.9	-	mm
	Depth(D)	-	3.77	--	mm
Weight	-	26	-	g	

2. Block Diagram



4. Input terminal Pin Assignment

4.1 TFT PIN Define

NO.	SYMBOL	DISCRIPTION	I/O
1	NC		P
2	LEDK	Cathode pin of backlight.	P
3	NC		P
4	LEDA	Anode pin of backlight.	I
5	NC		
6	VCI	Supply Voltage (3.3V).	
7	IOVCC	I/O power supply voltage.	I
8	TE	-Tearing effect output Leave the pin to open when not in use.	I
9	RESET	- The external reset input. Initializes the chip with a low input. Be sure to execute a power-on reset after supplying power.	I
10	GND	Ground.	I
11	MIPI_D1P	MIPI DSI differential data pair (DSI-Dn+/-).	I
12	MIPI_D1N	If MIPI are not used, they should be connected to DGND	I/O
13	GND	Ground.	O
14	MIPI_CLP	MIPI DSI differential clock pair (DSI-CLK+/-).	I
15	MIPI_CLN	If MIPI are not used, they should be connected to DGND.	I
16	GND	Ground.	I
17	MIPI_D0P	MIPI DSI differential data pair (DSI-Dn+/-).	I
18	MIPI_D0N	If MIPI are not used, they should be connected to DGND	I
19	GND	Ground.	O
20	GND	Ground.	A/D



4.2 CTP PIN Define

NO.	SYMBOL	DISCRIPTION	I/O
1	GND	Ground.	P
2	VDDIO	I/O power supply voltage.	P
3	VDD	Supply voltage.	P
4	SCL	I2C clock input.	I
5	SDA	I2C data input and output	I/O
6	INT	External interrupt to the host.	I
7	RST	External Reset, Low is active.	I
8	GND	Ground.	P



5. LCD Optical Characteristics

5.1 Optical specification

Item		Symbol	Condition	Min.	Typ.	Max.	Unit.	Note
Contrast Ratio		CR	$\Theta=0$ Normal viewing angle	1000	1200	--		(1)(2)
Response time	Rising	T_{R+T_F}		--	30	35	msec	(1)(3)
	Falling							
Color Gamut		S(%)		--	63	--	%	
Color Filter Chromaticity	White	W_X		0.2985	0.2993	0.3027		(1)(4) CA- 310
		W_Y		0.3381	0.3374	0.3439		
	Red	R_X		0.6398	0.6407	0.6398		
		R_Y		0.3529	0.3525	0.3528		
	Green	G_X		0.3214	0.3220	0.3230		
		G_Y		0.5803	0.5801	0.5799		
	Blue	B_X		0.1434	0.1430	0.1427		
		B_Y		0.0881	0.0872	0.0907		
Viewing angle	Hor.	Θ_L	CR>10	80	85	--		(1)(4)
		Θ_R		80	85	--		
	Ver.	Θ_U		80	85	--		
		Θ_D		80	85	--		
Option View Direction		ALL						

*The data comes from the LCD specification.

Measuring Condition

Measuring surrounding : dark room

Ambient temperature : $25\pm 2^\circ\text{C}$


15min. warm-up time.

Measuring Equipment

FPM520 , which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics.




Note (1): Definition of Viewing Angle :




Note (2): Definition of Contrast Ratio(CR) :measured at the center point of panel

$$CR = \frac{\text{Luminance with all pixels white}}{\text{Luminance with all pixels black}}$$

Note (3): Response Time



Note (4): Definition of optical measurement setup



6. Electrical Characteristics

6.1 Absolute Maximum Rating

Characteristics	Symbol	Min.	Max.	Unit	Note
Digital Supply Voltage	V _{CI}	-0.3	+4.6	V	Note1
Digital interface supply Voltage	IOVCC	-0.3	+4.6	V	Note1
Operating temperature	T _{OP}	-30	+85	°C	
Storage temperature	T _{ST}	-30	+85	°C	

NOTE1: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

6.2 DC Electrical Characteristics

Characteristics	Symbol	Min.	Typ.	Max.	Unit	Note
Digital Supply Voltage	V _{CI}	2.5	3.3	3.6	V	
Digital interface supply Voltage	IOVCC	1.65	1.8	3.3	V	
Normal mode Current consumption	I _{DD}	--	13	--	mA	
Level input voltage	V _{IH}	0.7*IOVCC		IOVCC	V	
	V _{IL}	GND		0.3*IOVCC	V	
Level output voltage	V _{OH}	0.8*IOVCC		IOVCC	V	
	V _{OL}	GND		0.2*IOVCC	V	



6.3 LED Backlight Characteristics

The back-light system is edge-lighting type with 6 chips LED

Item	Symbol	Min.	Typ.	Max.	Unit	Note
Forward Current	I_F	--	20	--	mA	
Forward Voltage	V_F	16.8	19.2	20.4	V	
LCM Luminance	L_v	700	800	--	cd/m ²	Note3
LED life time	Hr	50000	--	--	Hour	Note1,2
Uniformity	Avg	80	--	--	%	Note3

Note1: LED life time (Hr) can be defined as the time in which it continues to operate under the condition:

$T_a = 25 \pm 3^\circ\text{C}$, typical IL value indicated in the above table until the brightness becomes less than 50%.

Note 2: The “LED life time” is defined as the module brightness decrease to 50% original brightness at


$T_a = 25^\circ\text{C}$ and $I_L = 20\text{mA}$. The LED lifetime could be decreased if operating I_L is larger than 20mA. The constant current driving method is suggested.



B/L Circuit



Note (3) Luminance Uniformity of these 9 points is defined as below:



$$\text{Uniformity} = \frac{\text{minimum luminance in 9 points (1-9)}}{\text{maximum luminance in 9 points (1-9)}}$$

$$\text{Luminance} = \frac{\text{Total Luminance of 9 points}}{9}$$



7. MIPI Interface Characteristics

7.1 High Speed Mode – Clock Channel Timing




Figure 114 DSI Clock Channel Timing

Table 45 DSI Clock Channel Timing

Signal	Symbol	Parameter	Min	Max	Unit
DSI-CLK+/-	$2xUI_{INST}$	Double UI instantaneous	4	25	ns
DSI-CLK+/-	UI_{INSTA}, UI_{INSTB}	UI instantaneous Half	2	12.5	ns

Note: $UI = UI_{INSTA} = UI_{INSTB}$

7.2 High Speed Mode – Data Clock Channel Timing




Figure 115 DSI Data to Clock Channel Timings

Table 46 DSI Data to Clock Channel Timings

Signal	Symbol	Parameter	Min	Max
DSI-Dn+/-, n=0 and 1	t_{DS}	Data to Clock Setup time	$0.15xUI$	-
	t_{DH}	Clock to Data Hold Time	$0.15xUI$	-



7.3 High Speed Mode - Rise and Fall Timings




Figure 116 Rise and Fall Timings on Clock and Data Channels

Table 47 Rise and Fall Timings on Clock and Data Channels

Parameter	Symbol	Condition	Specification			Unit
			Min	Typ	Max	
Differential Rise Time for Clock	t_{DRCLK}	DSI-CLK+/-	-	-	150 (Note)	ps
Differential Rise Time for Data	t_{DRDATA}	DSI-Dn+/- n=0 and 1	-	-	150 (Note)	ps
Differential Fall Time for Clock	t_{DFCLK}	DSI-CLK+/-	-	-	150 (Note)	ps
Differential Fall Time for Data	t_{DFDATA}	DSI-Dn+/- n=0 and 1	-	-	150 (Note)	ps

Note: The display module has to meet timing requirements, what are defined for the transmitter (MPU) on MIPI D-Phy standard



7.4 Low Speed Mode – Bus Turn Around

Lower Power Mode and its State Periods are illustrated for reference purposes on the Bus Turnaround (BTA) from the MPU to the Display Module (ILI9806E) sequence below.




Figure 117 BTA from the MPU to the Display Module

Lower Power Mode and its State Periods are illustrated for reference purposes on the Bus Turnaround (BTA) from the Display Module (ILI9806E) to the MPU sequence below.




Figure 118 BTA from the Display Module to the MPU

Table 48 Low Power State Period Timings – A

Signal	Symbol	Description	Min	Max	Unit
DSI-D0+/-	T_{LP00}	Length of LP-00, LP-01, LP-10 or LP-11 periods MPU → Display Module (ILI9806E)	50	75	ns
DSI-D0+/-	T_{LP01}	Length of LP-00, LP-01, LP-10 or LP-11 periods Display Module (ILI9806E) → MPU	50	75	ns
DSI-D0+/-	T_{TA000}	Time-out before the Display Module (ILI9806E) starts driving	T_{LP00}	$2 \times T_{LP00}$	ns

Table 49 Low Power State Period Timings – B

Signal	Symbol	Description	Time	Unit
DSI-D0+/-	T_{TA001}	Time to drive LP-00 by Display Module (ILI9806E)	$5 \times T_{LP00}$	ns
DSI-D0+/-	T_{TA000}	Time to drive LP-00 after turnaround request – MPU	$4 \times T_{LP00}$	ns



7.5 Data Lanes from Low Power Mode to High Speed Mode




Figure 119 Data Lanes – Low Power Mode to High Speed Mode Timings

Table 50 Data Lanes – Low Power Mode to High Speed Mode Timings

Signal	Symbol	Description	Min	Max	Unit
DSI-Dn+/-, n=0 and 1	T_{LPX}	Length of any Low Power State Period	50	-	ns
DSI-Dn+/-, n=0 and 1	$T_{HS-PREPRE}$	Time to drive LP-00 to prepare for HS Transmission	$40+4xUI$	$85+6xUI$	ns
DSI-Dn+/-, n=0 and 1	$T_{HS-TERMEN}$	Time to enable Data Lane Receiver line termination measured from when Dn crosses V_{ILMAX}	-	$35+4xUI$	ns

$V_{DD1}=1.65$ to $3.3V$, $V_{DD}=2.4$ to $3.3V$, $AGND=DGND=0V$, $T_a=-30 \sim 70^\circ C$

Related Pins	Symbol	Parameter	MIN	MAX	Unit
RESX	TRW	Reset pulse duration	10	-	us
	TRT	Reset cancel	-	5 (Note 1, 5)	ms
				120 (Note 1, 6, 7)	ms



7.6 Data Lanes from Low Power Mode to High Speed Mode




Figure 120 Data Lanes – High Speed Mode to Low Power Mode Timings

Table 51 Data Lanes – High Speed Mode to Low Power Mode Timings

Signal	Symbol	Description	Min	Max	Unit
DSI-Dn+/-, n=0 and 1	$T_{HSS-STOP}$	Time-Out at Display Module (ILI9806E) to ignore transition period of EoT	40	$55+4 \times UI$	ns
DSI-Dn+/-, n=0 and 1	$T_{HSS-EXIT}$	Time to driver LP-11 after HS burst	100	-	ns



7.7 Data Lanes from Low Power Mode to High Speed Mode




Figure 121 Clock Lanes – High Speed Mode to/from Low Power Mode Timings

Table 52 Clock Lanes – High Speed Mode to/from Low Power Mode Timings

Signal	Symbol	Description	Min	Max	Unit
DSI-CLK+/-	$T_{CLK-POST}$	Time that the MPU shall continue sending HS clock after the last associated Data Lanes has transitioned to LP mode	$60+52xUI$	-	ns
DSI-CLK+/-	$T_{CLK-TRAIL}$	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60	-	ns
DSI-CLK+/-	T_{HS-ENT}	Time to drive LP-11 after HS burst	100	-	ns
DSI-CLK+/-	$T_{CLK-ORIGATE}$	Time to drive LP-00 to prepare for HS transmission	38	95	ns
DSI-CLK+/-	$T_{CLK-TERM}$	Time-out at Clock Lane to enable HS termination	-	38	ns
DSI-CLK+/-	$T_{CLK-PRPARE}$	Minimum lead HS-0 drive period before starting Clock	300	-	ns
DSI-CLK+/-	$T_{CLK-PRP}$	Time that the HS clock shall be driven prior to any associated Data Lane beginning the transition from LP to HS mode	$8xUI$	-	ns



7.8 Reset input timing




Figure 102 Reset Timing

Table 41 Reset Timing

Signal	Symbol	Parameter	Min	Max	Unit
RESX	tRW	Reset pulse duration	10		us
	tRT	Reset cancel		5(note 1,5)	ms
				120 (note 1,6,7)	ms

Note:

1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from OTP to registers. This loading is done every time when there is H/W reset cancel time (tRT) within 5 ms after a rising edge of RESX.
2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the Table 43.

Table 42 Reset Descript

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out mode. The display remains the blank state in Sleep In mode.) and then return to Default condition for Hardware Reset.
4. Spike Rejection also applies during a valid reset pulse as shown below:




Figure 103 Positive Noise Pulse during Reset Low

5. When Reset applied during Sleep In Mode.
6. When Reset applied during Sleep Out Mode.
7. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.



8. CTP Specification

8.1 Electrical Characteristics

8.1.1 Absolute Maximum Rating

Item	Symbol	Min.	Max.	Unit	Note
Power Supply Voltage	VDD	2.7	3.6	V	1
I/O Digital Voltage	VDDIO	1.71	3.6	V	1
Operating temperature	T _{OP}	-40	+85	°C	-
Storage temperature	T _{ST}	-55	+150	°C	-

NOTES:

- If used beyond the absolute maximum ratings, FT5446U may be permanently damaged. It is strongly recommended that the device be used within the electrical characteristics in normal operations. If exposed to the condition not within the electrical characteristics, it may affect the reliability of the device.

8.1.2 DC Electrical Characteristics (Ta=25°C)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Digital supply voltage	VDD		2.8	3.3	3.6	V	
I/O Digital supply voltage	VDDIO		1.8	3.3	3.6	V	
Normal operation mode Current consumption	I _{opr}	VDD=2.8V Ta=25°C MCLK= 17.5Mhz	-	9.8	-	mA	
Monitor mode Current consumption	I _{mon}		-	0.5	-	mA	
Sleep mode Current consumption	I _{slp}		-	75	-	uA	
Level input voltage	V _{IH}		0.7V _{DDIO}	-	V _{DDIO}	V	
	V _{IL}		-0.3	-	0.3V _{DDIO}	V	
Level output voltage	V _{OH}	I _{OH} =3mA	0.7V _{DDIO}	-	-	V	
	V _{OL}	I _{OL} =4.5mA	-	-	0.3V _{DDIO}	V	



8.2 AC Characteristics

AC Characteristics of Oscillators

Item	Symbol	Unit	Test Condition	Min.	Typ.	Max.	Note
OSC clock 1	Fosc1	MHz	VDD3 = 2.8V; Ta=25℃	62.7	64	65.3	

Item	Symbol	Unit	Test Condition	Min.	Typ.	Max.	Note
OSC clock 2	Fosc2	MHz	VDD3 = 2.8V; Ta=25℃	50	51.2	52.4	

Table 3-3 AC Characteristics of TX & RX

Item	Symbol	Test Condition	Min	Typ	Max	Unit	Note
TX acceptable clock	ftx		50	150	400	KHz	
TX output rise time	Ttxr		--	210	--	nS	
TX output fall time	Ttxf		--	210	--	nS	
RX input voltage	Trxi		1.2	--	1.6	V	



8.3 POWER ON/Reset Sequence

Reset should be pulled down to be low before powering on and powering down. I2C shouldn't be used by other devices during Reset time after VDD powering on (T_{rtp}). INT signal will be sent to the host after initializing all parameters and then start to report points to the host. If Power is down, the voltage of supply must be below 0.3V and T_{pdt} is more than 1ms.



Figure 3-3 Power on time




Figure 3-4 Power Cycle requirement




Figure 3-5 Power on Sequence (Dual power)




Figure 3-6 Power on Sequence (Single power)



Reset time must be enough to guarantee reliable reset, the time of starting to report point after resetting approach to the time of starting to report point after powering on.




Figure 3-7 Reset Sequence

Table 3-5 Power on/Reset Sequence Parameters

Parameter	Description	Min	Max	Units
Tris	Rise time from 0.1VDD to 0.9VDD	--	5	ms
Tpdt	Time of the voltage of supply being below 0.3V	5	--	ms
Trtp	Time of resetting to be low before powering on	100	--	μ s
Tvdr	Reset time after VDD powering on	1	--	ms
Trsi	Time of starting to report point after resetting	--	200	ms
Trst	Reset time	1	--	ms
Tpio	Time of IOVCC to be high before powering on	0		ms



8.4 I2C Timing

FT5446U supports the I2C interfaces, which can be used by a host processor or other devices.

The I2C is always configured in the Slave mode. The data transfer format is shown in **Figure 2-4**.




Figure 2-4 I2C Serial Data Transfer Format




Figure 2-5 I2C master write, slave read




Figure 2-6 I2C master read, slave write

Table 2-1 lists the meanings of the mnemonics used in the above figures.

Table 2-1 Mnemonics Description



Mnemonics	Description
S	I2C Start or I2C Restart
A[6:0]	Slave address
R/ W	READ/WRITE bit, '1' for read, '0'for write
A(N)	ACK(NACK) bit
P	STOP: the indication of the end of a packet (if this bit is missing, S will indicate the end of the current packet and the beginning of the next packet)

I2C Interface Timing Characteristics is shown in Table 2-2.

Table 2-2 I2C Timing Characteristics

Parameter	Min	Max	Unit
SCL frequency	0	400	KHz
Bus free time between a STOP and START condition	1.3		us
Hold time (repeated) START condition	0.6		us
Data setup time	100		ns
Setup time for a repeated START condition	0.6		us
Setup Time for STOP condition	0.6		us



9. LCD Module Out-Going Quality Level

9.1 VISUAL & FUNCTION INSPECTION STANDARD

9.1.1 Inspection conditions

Inspection performed under the following conditions is recommended.


Temperature : $25\pm 5^{\circ}\text{C}$

Humidity : $65\%\pm 10\%\text{RH}$


Viewing Angle : Normal viewing Angle.

Illumination: Single fluorescent lamp (300 to 700Lux)

Viewing distance:30-50cm



9.1.2 Definition



Zone A : Effective Viewing Area(Character or Digit can be seen)

Zone B : Viewing Area except Zone A

Zone C : Outside (Zone A+Zone B) which can not be seen after assembly by customer

Zone D : IC Bonding Area

Note:As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer



9.1.3 Sampling Plan

According to GB/T 2828-2003 ; , normal inspection, Class II

AQL:

Major defect	Minor defect
0.65	1.5

LCD: Liquid Crystal Display , LCM: Liquid Crystal Module, CTP: Capacitive Touch Panel




No	Items to be inspected	Criteria	Classification of defects
1	Functional defects	1) No display, Open or miss line 2) Display abnormally, Short 3) Backlight no lighting, abnormal lighting. etc	Major
2	Missing	Missing components and etc	
3	Outline dimension	Overall outline dimension beyond the drawing is not allowed, deformation and etc	
4	Color tone	Color unevenness, refer to limited sample	Minor
5	Spot/Line defect	Light dot, Dim spot, (Note1) Polarizer Air Bubble, Polarizer accidented spot and etc.	
6	Soldering appearance	Good soldering , Peeling off is not allowed and etc.	
7	LCD/Polarizer/CTP	Black/White spot/line, scratch, crack, etc.	

Note1: a) Light dot: Dots appear bright and unchanged in size in which LCD panel is displaying under black pattern.

b) Dim dot: Dots appear dark and unchanged in size in which LCD panel is displaying under pure red, green, blue picture.



9.1.4 Criteria (Visual)

Number	Items	Criteria(mm)						
1.0 LCD Crack/Broken NOTE: X: Length Y: Width Z: Height L: Length of IT O, T: Height of LCD	(1) The edge of LCD broken	 <table><tr><td>X</td><td>Y</td><td>Z</td></tr><tr><td>≤3.0mm</td><td><Inner border line of the seal</td><td>≤T</td></tr></table>	X	Y	Z	≤3.0mm	<Inner border line of the seal	≤T
	X	Y	Z					
	≤3.0mm	<Inner border line of the seal	≤T					
(2)LCD corner broken	 <table><tr><td>X</td><td>Y</td><td>Z</td></tr><tr><td>≤3.0mm</td><td>≤L</td><td>≤T</td></tr></table>	X	Y	Z	≤3.0mm	≤L	≤T	
X	Y	Z						
≤3.0mm	≤L	≤T						
(3) LCD crack	 Crack Not allowed							



Spot defect

2.0

Φ=(X+Y)/2

① light dot (black/white spot , pinhole, stain, etc.)

Zone Size (mm)	Acceptable Qty		
	A	B	C
Φ≤0.15	Ignore	Ignore	
0.15<Φ≤0.25	3(distance ≥ 10mm)		
0.25<Φ≤0.4	2(distance ≥ 10mm)		
Φ>0.4	0		

② Dim spot (light leakage、dent、dark spot, etc)

Zone Size (mm)	Acceptable Qty		
	A	B	C
Φ≤0.15	Ignore	Ignore	
0.15<Φ≤0.25	3(distance ≥ 10mm)		
0.25<Φ≤0.4	2(distance ≥ 10mm)		
Φ>0.4	0		



③ Polarizer accidented spot

Zone Size (mm)	Acceptable Qty		
	A	B	C
Φ≤0.2	Ignore		Ignore
0.2<Φ≤0.5	2(distance ≥ 10mm)		
Φ>0.5	0		


④Polarizer Bubble

Zone Size (mm)	Acceptable Qty		
	A	B	C
Φ≤0.2	Ignore		Ignore
0.2<Φ≤0.4	3(distance ≥ 10mm)		
Φ>0.4	0		




3.0	LCD Pixel defect	Pixel bad points																							
		<table> <tr> <th>Item</th><th>Zone A</th><th>Acceptable Qt</th></tr> <tr> <td rowspan="3">Bright dot</td><td>Random</td><td>$N \leq 2$</td></tr> <tr> <td>2 dots adjacent</td><td>$N \leq 0$</td></tr> <tr> <td>3 dots adjacent</td><td>$N \leq 0$</td></tr> <tr> <td rowspan="3">Dark dot</td><td>Random</td><td>$N \leq 2$</td></tr> <tr> <td>2 dots adjacent</td><td>$N \leq 0$</td></tr> <tr> <td>3 dots adjacent</td><td>$N \leq 0$</td></tr> <tr> <td>Distance</td><td> 1. Minimum Distance Between Bright dots. 2. Minimum Distance Between dark dots 3. Minimum Distance Between dark and bright dot. </td><td>5mm</td></tr> <tr> <td colspan="2">Total bright and dark dot</td><td>$N \leq 4$</td></tr> </table> Note: A) Bright dot: Dots appear bright and unchanged in size in which LCD panel is displaying under black pattern. B) Dark dot: Dots appear dark and unchanged in size in which LCD panel is displaying under pure red, green, blue picture. C) 2 dot adjacent = 1 pair = 2 dots Picture:   2 dot adjacent 2 dot adjacent (vertical)   2 dot adjacent 2 dot adjacent (slant)	Item	Zone A	Acceptable Qt	Bright dot	Random	$N \leq 2$	2 dots adjacent	$N \leq 0$	3 dots adjacent	$N \leq 0$	Dark dot	Random	$N \leq 2$	2 dots adjacent	$N \leq 0$	3 dots adjacent	$N \leq 0$	Distance	1. Minimum Distance Between Bright dots. 2. Minimum Distance Between dark dots 3. Minimum Distance Between dark and bright dot.	5mm	Total bright and dark dot		$N \leq 4$
Item	Zone A	Acceptable Qt																							
Bright dot	Random	$N \leq 2$																							
	2 dots adjacent	$N \leq 0$																							
	3 dots adjacent	$N \leq 0$																							
Dark dot	Random	$N \leq 2$																							
	2 dots adjacent	$N \leq 0$																							
	3 dots adjacent	$N \leq 0$																							
Distance	1. Minimum Distance Between Bright dots. 2. Minimum Distance Between dark dots 3. Minimum Distance Between dark and bright dot.	5mm																							
Total bright and dark dot		$N \leq 4$																							




4.0	Line defect (LCD /Polarizer backlight black/white line, scratch, stain)  W: width, L: length N : Count	Width(mm)	Length(m)	Acceptable Qty			
				A	B	C	
		$\Phi \leq 0.05$	Ignore	Ignore			Ignore
		$0.05 < W \leq 0.06$	$L \leq 4.0$	$N \leq 3$			
		$0.06 < W \leq 0.08$	$L \leq 3.0$	$N \leq 2$			
$W > 0.08$	Define as spot defect						
5.0	Electronic Components SMT.	Not allow missing parts, solderless connection, cold solder joint, mismatch, The positive and negative polarity opposite					
6.0	Display color& Brightness.	1. Color: Measuring the color coordinates, The measurement standard according to the datasheet or samples. 2. Brightness: Measuring the brightness of White screen, The measurement standard according to the datasheet or Samples.					
7.0	LCD Mura/Waving/ Hot spot	Not visible through 5% ND filter in 50% gray or judge by limit sample if necessary.					

8.0	CTP Related	CTP Cover sensor acc identified black/white spot	<table><tr><td rowspan="2">Size Φ(mm)</td><td colspan="3">Acceptable Qty</td></tr><tr><td>A</td><td>B</td><td>C</td></tr></table>	Size Φ (mm)	Acceptable Qty			A	B	C
			Size Φ (mm)		Acceptable Qty					
				A	B	C				
			$\Phi \leq 0.1$	Ignore						
			$0.1 < \Phi \leq 0.2$							
			$0.20 < \Phi \leq 0.25$							
$\Phi > 0.25$	0									



		CTP Cover scratch	<table><tr><td rowspan="2">Width(mm)</td><td rowspan="2">Ignore (mm)</td><td colspan="3">Acceptable Qty</td></tr><tr><td>A</td><td>B</td><td>C</td></tr><tr><td>$\Phi \leq 0.05$</td><td>Ignore</td><td colspan="3">Ignore</td></tr><tr><td>$0.05 < W \leq 0.06$</td><td>$L \leq 4.0$</td><td colspan="3">$N \leq 3$</td></tr><tr><td>$0.06 < W \leq 0.08$</td><td>$L \leq 3.0$</td><td colspan="3">$N \leq 2$</td></tr><tr><td>$0.08 < W$</td><td colspan="5">Define as spot defect</td></tr></table>				Width(mm)	Ignore (mm)	Acceptable Qty			A	B	C	$\Phi \leq 0.05$	Ignore	Ignore			$0.05 < W \leq 0.06$	$L \leq 4.0$	$N \leq 3$			$0.06 < W \leq 0.08$	$L \leq 3.0$	$N \leq 2$			$0.08 < W$	Define as spot defect					
			Width(mm)	Ignore (mm)	Acceptable Qty																															
					A	B	C																													
			$\Phi \leq 0.05$	Ignore	Ignore																															
			$0.05 < W \leq 0.06$	$L \leq 4.0$	$N \leq 3$																															
		$0.06 < W \leq 0.08$	$L \leq 3.0$	$N \leq 2$																																
		$0.08 < W$	Define as spot defect																																	
		CTP Cover Pinhole/ Lack of ink	<table><tr><td rowspan="5"> Zone Size (mm) </td><td colspan="3">Acceptable Qty</td></tr><tr><td colspan="3">C</td></tr><tr><td colspan="3">Ignore</td></tr><tr><td colspan="3">$3(\text{distance} \geq 10\text{mm})$</td></tr><tr><td colspan="3">$2(\text{distance} \geq 10\text{mm})$</td></tr><tr><td colspan="3">$\Phi > 0.3$</td><td colspan="3">0</td></tr></table>				Zone Size (mm)	Acceptable Qty			C			Ignore			$3(\text{distance} \geq 10\text{mm})$			$2(\text{distance} \geq 10\text{mm})$			$\Phi > 0.3$			0										
			Zone Size (mm)	Acceptable Qty																																
				C																																
Ignore																																				
$3(\text{distance} \geq 10\text{mm})$																																				
$2(\text{distance} \geq 10\text{mm})$																																				
$\Phi > 0.3$			0																																	
CTP Bondi ng bubble/ accidented spot	<table><tr><td rowspan="2">Size $\Phi(\text{mm})$</td><td colspan="3">Acceptable Qty</td></tr><tr><td>A</td><td colspan="2">B</td></tr><tr><td>$\Phi \leq 0.1$</td><td colspan="3">Ignore</td></tr><tr><td>$0.1 < \Phi \leq 0.2$</td><td colspan="3">$3(\text{distance} \geq 10\text{mm})$</td></tr><tr><td>$0.2 < \Phi \leq 0.25$</td><td colspan="3">$2(\text{distance} \geq 10\text{mm})$</td></tr><tr><td>$\Phi > 0.25$</td><td colspan="3">0</td></tr></table>				Size $\Phi(\text{mm})$	Acceptable Qty			A	B		$\Phi \leq 0.1$	Ignore			$0.1 < \Phi \leq 0.2$	$3(\text{distance} \geq 10\text{mm})$			$0.2 < \Phi \leq 0.25$	$2(\text{distance} \geq 10\text{mm})$			$\Phi > 0.25$	0											
	Size $\Phi(\text{mm})$	Acceptable Qty																																		
		A	B																																	
	$\Phi \leq 0.1$	Ignore																																		
	$0.1 < \Phi \leq 0.2$	$3(\text{distance} \geq 10\text{mm})$																																		
$0.2 < \Phi \leq 0.25$	$2(\text{distance} \geq 10\text{mm})$																																			
$\Phi > 0.25$	0																																			
Assembly deflection	beyond the edge of backlight $\leq 0.2\text{mm}$																																			
CTP cover broken X : length Y : width Z : height	<table><tr><td>X</td><td>Y</td><td>Z</td></tr><tr><td>$X \leq 0.5\text{mm}$</td><td>$Y \leq 0.5\text{mm}$</td><td><math>Z < \text{cover t hickness}</math></td></tr></table>			X		Y	Z	$X \leq 0.5\text{mm}$	$Y \leq 0.5\text{mm}$	$Z < \text{cover thickness}$																										
	X	Y	Z																																	
	$X \leq 0.5\text{mm}$	$Y \leq 0.5\text{mm}$	$Z < \text{cover thickness}$																																	
	* Circuitry broken is not allowed.																																			



		CTP cover broken	X	Y	Z	
			$X \leq 0.3\text{mm}$	$Y \leq 0.3\text{mm}$	$Z < \text{cover thickness}$	
		X : length	* Circuitry broken is not allowed.			
		Y : width				
		Z : height				

Criteria (functional items)

Number	Items	Criteria (mm)
1	No display	Not allowed
2	Missing segment	Not allowed
3	Short	Not allowed
4	Backlight no lighting	Not allowed
5	CTP no function	Not allowed



10. Reliability Test Result

Item	Condition	Inspection after test
High Temperature Operating	85°C,96H	
Low Temperature Operating	-30°C, 96HR	
High Temperature Storage	85°C, 96HR	Inspection after 2~4hours
Low Temperature Storage	-30°C, 96HR	storage at room
High Temperature & High Humidity Operating	+60°C, 90% RH ,96 hours.	temperature, the sample shall be free from defects:
Thermal Shock (Non-operation)	-30°C,30 min ↔ 85°C,30 min, Change time:5min 20CYC. C=150pF, R=330,5points/panel	1.Air bubble in the LCD; 2.Non-display; 3.Missing segments/line;
ESD test	Air:±8KV, 5times; Contact:±6KV, 5 times; (Environment: 15°C~35°C, 30%~60%). Frequency range:10~55Hz, Stroke:1.5mm	4.Glass crack; 5.Current IDD is twice higher than initial value.
Vibration (Non-operation)	Sweep:10Hz~55Hz~10Hz 2 hours for each direction of X.Y.Z. (6 hours for total) (Package condition).	
Box Drop Test	1 Corner 3 Edges 6 faces,80cm(MEDIUM BOX)	

Remark:

- 1.The test samples should be applied to only one test item.
- 2.Sample size for each test item is 5~10pcs.
- 3.For Damp Proof Test, Pure water(Resistance > 10MΩ) should be used.
- 4.In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judged as a good part.
- 5.Failure Judgment Criterion: Basic Specification, Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.
6. The color fading mura of polarizing filter should not care.



11. Cautions and Handling Precautions

11.1 Handling and Operating the Module

(1) When the module is assembled, it should be attached to the system firmly.

Do not warp or twist the module during assembly work.

(2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.

(3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.

(4) Do not allow drops of water or chemicals to remain on the display surface.

If you have the droplets for a long time, staining and discoloration may occur.

(5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.

(6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.

Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.

(7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.

(8) Protect the module from static; it may cause damage to the CMOS ICs.

(9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.

(10) Do not disassemble the module.

(11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.

(12) Pins of I/F connector shall not be touched directly with bare hands.

(13) Do not connect, disconnect the module in the "Power ON" condition.

(14) Power supply should always be turned on/off by the item 6.1 Power On Sequence & 6.2 Power Off Sequence

11.2 Storage and Transportation.

(1) Do not leave the panel in high temperature, and high humidity for a long time.

It is highly recommended to store the module with temperature from 0 to 35 °C and relative humidity of less than 70%

(2) Do not store the TFT-LCD module in direct sunlight.

(3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.

(4) It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module.

In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.

(5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.