

INDUSTRIAL STRENGTH... Start Your Application From **YOURITECH**

Integration support

Obsolescence Management

Embedded Systems

Human Machine Interface

Touch Solutions

Software

Quality Management

Open Frame Monitors

LCD Controller

Research & Development

Firmware

EMC tests

on-site service

In-house Manufacturing

Cover glass

System solutions

OEM Solutions

Custom Display

PCAP

Mechanical design

Production Custom designs Installation



SPECIFICATION FOR LCM Module

MODULE No:	ET022LQ03-K
CUSTOMER:	

YOURI	INITIAL	DATE
PREPARED BY		
CHECKED BY		
APPROVED BY		

CUSTOMER	INITIAL	DATE
APPROVED BY		

[illegible]

Contents

1. Block Diagram.....	5
2. Outline dimension.....	6
3. Input terminal Pin Assignment.....	7
4. LCD Optical Characteristics.....	9
4.1 Optical specification.....	9
5. Electrical Characteristics.....	10
5.1 Absolute Maximum Rating (Ta=25 VSS=0V).....	10
5.2 DC Electrical Characteristics.....	10
5.3 LED Backlight Characteristics.....	11
6. AC Characteristics.....	13
6.1 Display Parallel 8/9/16/18-bit Interface Timing Characteristics (8080 system).....	13
6.2 Display Serial Interface Timing Characteristics (3-line SPI system).....	15
6.3 Display Serial Interface Timing Characteristics (4-line SPI system).....	16
6.4 Parallel RGB Interface Timing Characteristics.....	17
6.5 Reset Timing Characteristics.....	18
7. LCD Module Out-Going Quality Level.....	20
7.1 VISUAL & FUNCTION INSPECTION STANDARD.....	20
7.1.1 Inspection conditions.....	20
7.1.3 Sampling Plan.....	21
7.1.4 Criteria (Visual).....	22
8. Reliability Test Result.....	27
9. Cautions and Handling Precautions.....	28
9.1 Handling and Operating the Module.....	28
9.2 Storage and Transportation.....	28
10. Packing.....	29

* Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amorphous silicon TFT as a switching device. This module is composed of a Transmissive type TFT-LCD Panel, driver circuit, back-light unit. The resolution of a 2.2" TFT-LCD contains 240x320 pixels, and can display up to 65K/262K colors.


* Features

General Information Items	Specification	Unit	Note
	Main Panel		
Display area(AA)	33.84(H)*45.12(V) (2.2 inch)	mm	
Driver element	TFT active matrix	-	
Display colors	65K/262K	colors	
Number of pixels	240(RGB)*320	dots	
Pixel arrangement	RGB vertical stripe	-	
Pixel pitch	0.141(H)*0.141(V)	mm	
Viewing angle	ALL	o'clock	
Controller IC	ST7789V	-	
LCM Interface	8/9/16/18Bit MCU Interface 3/4SPI+16/18Bit RGB Interface 3-line/4-line Serial Interface	-	
Display mode	Transmissive /Normally Black	-	
Operating temperature	-20~+70	°C	
Storage temperature	-30~+80	°C	

* Mechanical Information

Item		Min.	Typ.	Max.	Unit	Note
Module size	Horizontal(H)	-	41.70	-	mm	
	Vertical(V)	-	56.16	-	mm	
	Depth(D)	-	2.6	-	mm	
Weight		-	TBD	-	g	

1. Block Diagram



[illegible]

3. Input terminal Pin Assignment

NO.	SYMBOL	DISCRIPTION	I/O
1	GND	Ground.	P
2	VCI	Supply voltage(3.3V).	P
3	IOVCC	Supply voltage(1.65-3.3V).	P
4	IM2	MPU Parallel interface bus and serial interface select If use RGB Interface must select serial interface. Fix this pin at VCI and GND.	I
5	IM1		I
6	IM0		I
7	RESET	This signal will reset the device and must be applied to properly initialize the chip.	I
8	CS	Chip select input pin ("Low" enable). fix this pin at VCI or GND when not in use.	I
9	DC(SPI-SCL)	-Display data/command selection pin in parallel interface. -This pin is used to be serial interface clock. DC='1': display data or parameter. DC='0': command data. -If not used, please fix this pin at VDDI or DGND.	I
10	WR(SPI-RS)	-Write enable in MCU parallel interface. - Display data/command selection pin in 4-line serial interface. - Second Data lane in 2 data lane serial interface. -If not used, please fix this pin at VDDI or DGND.	I
11	RD	Serves as a read signal and MCU read data at the rising edge. fix this pin at VCI or GND when not in use.	I
12	VSYN	Frame synchronizing signal for RGB interface operation. fix this pin at VCI or GND when not in use.	I
13	HSYN	Line synchronizing signal for RGB interface operation. fix this pin at VCI or GND when not in use.	I
14	ENABLE	Data enable signal for RGB interface operation. fix this pin at VCI or GND when not in use.	I
15	DOTCLK	Dot clock signal for RGB interface operation. Fix this pin at VCI or GND when not in use.	I
16	SDA	Serial input signal. The data is latched on the rising edge of the SCL signal. fix this pin at VCI or GND when not in use.	I

17-34	DB0-DB17	18-bit parallel bi-directional data bus for MCU system and RGB interface mode . Fix to GND level when not in use	I/O
35	SDO	SPI interface output pin. -The data is output on the falling edge of the SCL signal. -If not used, let this pin open.	O
36	LEDA	Anode pin of backlight	P
37	LEDK	Cathode pin OF backlight	P
38	NC	NC	
39	NC	NC	
40	NC	NC	
41	XR	Touch panel Right Glass Terminal	A/D
42	YD	Touch panel Bottom Film Terminal	A/D
43	XL	Touch panel LIFT Glass Terminal	A/D
44	YU	Touch panel Top Film Terminal	A/D
45	GND	Ground.	P

4. LCD Optical Characteristics

4.1 Optical specification

Item		Symbol	Condition	Min.	Typ.	Max.	Unit.	Note
Contrast Ratio		CR	$\Theta=0$ Normal viewing angle	700	800	--		
Response time	Rising	T_R+T_F		--	--	25	msec	@ 25℃
	Falling							
Uniformity		S(%)		--	36.8	--	%	
Color Filter Chromaticity	White	W_X		0.274	0.314	0.354		
		W_Y		0.272	0.312	0.352		
	Red	R_X		0.510	0.550	0.590		
		R_Y		0.304	0.344	0.384		
	Green	G_X		0.302	0.342	0.382		
		G_Y		0.441	0.481	0.521		
	Blue	B_X		0.118	0.158	0.198		
		B_Y		0.053	0.093	0.133		
Viewing angle	Hor.	Θ_L	CR>10	--	80	--		
		Θ_R		--	80	--		
	Ver.	Θ_U		--	80	--		
		Θ_D		--	80	--		
		Option View Direction		Free				

Measuring surrounding : dark room

_ Ambient temperature : 25±2°C

_ 15min. warm-up time.

5. Electrical Characteristics

5.1 Absolute Maximum Rating (Ta=25 VSS=0V)

Characteristics	Symbol	Min.	Max.	Unit
Digital Supply Voltage	VCI	-0.3	4.6	V
Digital interface supply Voltage	IOVCC	-0.3	4.6	V
Operating temperature	T _{OP}	-20	+70	°C
Storage temperature	T _{ST}	-30	+80	°C

NOTE1: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

5.2 DC Electrical Characteristics

Characteristics	Symbol	Min.	Typ.	Max.	Unit	Note
Digital Supply Voltage	VCI	2.4	2.8	3.3	V	
Digital interface supply Voltage	IOVCC	1.65	1.8	3.3	V	
Normal mode Current consumption	IDD	--	7	--	mA	
Level input voltage	V _{IH}	0.7 * I _{OVCC}		I _{OVCC}	V	
	V _{IL}	GND		0.3 * I _{OVCC}	V	
Level output voltage	V _{OH}	0.8 * I _{OVCC}		I _{OVCC}	V	
	V _{OL}	GND		0.2 * I _{OVCC}	V	

5.3 LED Backlight Characteristics

The back-light system is edge-lighting type with 3 double chips LED


Item	Symbol	Min.	Typ.	Max.	Unit	Note
Forward Current	I_F	--	20	--	mA	
Forward Voltage	V_F	--	19.5V	--	V	
LCM Luminance	LV	1130	1180	--	cd/m ²	Note3
LED life time	Hr	--	50000	--	Hour	Note1,2
Uniformity	Avg	80	--	--	%	Note3

Note1: LED life time (Hr) can be defined as the time in which it continues to operate under the condition:

$T_a=25\pm3\text{ }^{\circ}\text{C}$, typical IL value indicated in the above table until the brightness becomes less than 50%.


Note 2: The “LED life time” is defined as the module brightness decrease to 50% original brightness at

$T_a=25^{\circ}\text{C}$ and $I_L=20\text{mA}$. The LED lifetime could be decreased if operating I_L is larger than 60mA. The constant current driving method is suggested.



B/L Circuit

Note (3) Luminance Uniformity of these 9 points is defined as below:




$$\text{Uniformity} = \frac{\text{minimum luminance in 9 points (1-9)}}{\text{maximum luminance in 9 points (1-9)}}$$

$$\text{Luminance} = \frac{\text{Total Luminance of 9 points}}{9}$$


6. AC Characteristics

6.1 Display Parallel 8/9/16/18-bit Interface Timing Characteristics (8080 system)




Signal	Symbol	Parameter	min	max	Unit	Description
DCX	tast	Address setup time	0	-	ns	
	taht	Address hold time (Write/Read)	10	-	ns	
CSX	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time (Write)	15	-	ns	
	trcs	Chip Select setup time (Read ID)	45	-	ns	
	trcsfm	Chip Select setup time (Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
WRX	twc	Write cycle	66	-	ns	
	twrh	Write Control pulse H duration	15	-	ns	
	twrl	Write Control pulse L duration	15	-	ns	
RDX (FM)	trcfm	Read Cycle (FM)	450	-	ns	
	trdhfm	Read Control H duration (FM)	90	-	ns	
	trdlfm	Read Control L duration (FM)	355	-	ns	
RDX (ID)	trc	Read cycle (ID)	160	-	ns	
	trdh	Read Control pulse H duration	90	-	ns	
	trdl	Read Control pulse L duration	45	-	ns	
D[17:0], D[15:0], D[8:0], D[7:0]	tdst	Write data setup time	10	-	ns	For maximum CL=30pF For minimum CL=8pF
	tdht	Write data hold time	10	-	ns	
	trat	Read access time	-	40	ns	
	tratfm	Read access time	-	340	ns	
	trod	Read output disable time	20	80	ns	

Note: Ta = -30 to 70 °C, IOVCC=1.65V to 2.8V, VCI=2.6V to 3.3V, GND=0V




CSX timings :




Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

Write to read or read to write timings:



Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.


6.2 Display Serial Interface Timing Characteristics (3-line SPI system)



VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta=-30 to 70 °C

Signal	Symbol	Parameter	Min	Max	Unit	Description
CSX	T _{CSS}	Chip select setup time (write)	15		ns	
	T _{CSH}	Chip select hold time (write)	15		ns	
	T _{CSS}	Chip select setup time (read)	60		ns	
	T _{SCC}	Chip select hold time (read)	65		ns	
	T _{CHW}	Chip select "H" pulse width	40		ns	
SCL	T _{SCYCW}	Serial clock cycle (Write)	66		ns	
	T _{SHW}	SCL "H" pulse width (Write)	15		ns	
	T _{SLW}	SCL "L" pulse width (Write)	15		ns	
	T _{SCYCR}	Serial clock cycle (Read)	150		ns	
	T _{SHR}	SCL "H" pulse width (Read)	60		ns	
	T _{SLR}	SCL "L" pulse width (Read)	60		ns	
SDA (DIN)	T _{SDS}	Data setup time	10		ns	
	T _{SDH}	Data hold time	10		ns	
DOUT	T _{ACC}	Access time	10	50	ns	For maximum CL=30pF
	T _{OH}	Output disable time	15	50	ns	For minimum CL=8pF


6.3 Display Serial Interface Timing Characteristics (4-line SPI system)



V_{DDI}=1.65 to 3.3V, V_{DD}=2.4 to 3.3V, A_{GND}=D_{GND}=0V, T_a=-30 to 70 °C

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
CSX	T _{CSS}	Chip select setup time (write)	15		ns	
	T _{CSH}	Chip select hold time (write)	15		ns	
	T _{CSS}	Chip select setup time (read)	60		ns	
	T _{SCC}	Chip select hold time (read)	65		ns	
	T _{CHW}	Chip select "H" pulse width	40		ns	
SCL	T _{SCYCW}	Serial clock cycle (Write)	66		ns	-write command & data ram
	T _{SHW}	SCL "H" pulse width (Write)	15		ns	
	T _{SLW}	SCL "L" pulse width (Write)	15		ns	
	T _{SCYCR}	Serial clock cycle (Read)	150		ns	-read command & data ram
	T _{SHR}	SCL "H" pulse width (Read)	60		ns	
	T _{SLR}	SCL "L" pulse width (Read)	60		ns	
D/CX	T _{DCS}	D/CX setup time	10		ns	
	T _{DCH}	D/CX hold time	10		ns	
SDA (DIN)	T _{SDS}	Data setup time	10		ns	
	T _{SDH}	Data hold time	10		ns	
DOUT	T _{ACC}	Access time	10	50	ns	For maximum CL=30pF
	T _{OH}	Output disable time	15	50	ns	For minimum CL=8pF


6.4 Parallel RGB Interface Timing Characteristics



$VDDI=1.65$ to $3.3V$, $VDD=2.4$ to $3.3V$, $AGND=DGND=0V$, $T_a=-30 \sim 70^\circ C$

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
HSYNC, VSYNC	T_{SYNCS}	VSYSNC, HSYNCS Setup Time	30	-	ns	
ENABLE	T_{ENS}	Enable Setup Time	25	-	ns	
	T_{ENH}	Enable Hold Time	25	-	ns	
DOTCLK	$PWDH$	DOTCLK High-level Pulse Width	60	-	ns	
	$PWDL$	DOTCLK Low-level Pulse Width	60	-	ns	
	T_{CYCD}	DOTCLK Cycle Time	120	-	ns	
	$Trghr, Trghf$	DOTCLK Rise/Fall time	-	20	ns	
DB	T_{PDS}	PD Data Setup Time	50	-	ns	
	T_{PDH}	PD Data Hold Time	50	-	ns	

6.5 Reset Timing Characteristics



VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta=-30 ~ 70 °C

Related Pins	Symbol	Parameter	MIN	MAX	Unit
RESX	TRW	Reset pulse duration	10	-	us
	TRT	Reset cancel	-	5 (Note 1, 5)	ms
				120 (Note 1, 6, 7)	ms


Notes:

- The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.
- Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

- During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode.) and then return to Default condition for Hardware Reset.

- Spike Rejection also applies during a valid reset pulse as shown below:



5. When Reset applied during Sleep In Mode.
6. When Reset applied during Sleep Out Mode.
7. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

7. LCD Module Out-Going Quality Level

7.1 VISUAL & FUNCTION INSPECTION STANDARD

7.1.1 Inspection conditions

Inspection performed under the following conditions is recommended.


Temperature : $25\pm 5^{\circ}\text{C}$

Humidity : $65\%\pm 10\%\text{RH}$


Viewing Angle : Normal viewing Angle.

Illumination: Single fluorescent lamp (300 to 700Lux)

Viewing distance:30-50cm



7.1.2 Definition



Zone A : Effective Viewing Area(Character or Digit can be seen)

Zone B : Viewing Area except Zone A

Zone C : Outside (Zone A+Zone B) which can not be seen after assembly by customer .)

Zone D : IC Bonding Area

Note:As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer

7.1.3 Sampling Plan

According to GB/T 2828.1-2003 ; , normal inspection, Class II




AQL:

Major defect	Minor defect
0.65	1.5

LCD: Liquid Crystal Display , TP: Touch Panel , LCM: Liquid Crystal Module


No	Items to be inspected	Criteria	Classification of defects
1	Functional defects	1) No display, Open or miss line 2) Display abnormally, Short 3) Backlight no lighting, abnormal lighting. 4) TP no function	Major
2	Missing	Missing component	
3	Outline dimension	Overall outline dimension beyond the drawing is not allowed	
4	Color tone	Color unevenness, refer to limited sample	Minor
5	Spot Line defect	Light dot, Dim spot, Polarizer Bubble ; Polarizer accidented spot.	
6	Soldering appearance	Good soldering , Peeling off is not allowed.	
7	LCD/Polarizer/TP	Black/White spot/line, scratch, crack, etc.	

7.1.4 Criteria (Visual)

Number	Items	Criteria(mm)						
1.0 LCD Crack/Broken NOTE: X: Length Y: Width Z: Height L: Length of IT O, T: Height of LCD	(1) The edge of LCD broken	 <table><tr><td>X</td><td>Y</td><td>Z</td></tr><tr><td>≤3.0mm</td><td><Inner border line of the seal</td><td>≤T</td></tr></table>	X	Y	Z	≤3.0mm	<Inner border line of the seal	≤T
	X	Y	Z					
	≤3.0mm	<Inner border line of the seal	≤T					
(2)LCD corner broken	 <table><tr><td>X</td><td>Y</td><td>Z</td></tr><tr><td>≤3.0mm</td><td>≤L</td><td>≤T</td></tr></table>	X	Y	Z	≤3.0mm	≤L	≤T	
X	Y	Z						
≤3.0mm	≤L	≤T						
(3) LCD crack	 Crack Not allowed							

2.0

Spot defect



Y

X

$$\Phi = (X + Y) / 2$$

① light dot (LCD/TP/Polarizer black/white spot, light dot, pinhole, dent, stain)

Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi \leq 0.10$	Ignore		
$0.10 < \Phi \leq 0.20$	3(distance $\geq 10\text{mm}$)		
$0.20 < \Phi \leq 0.25$	2		
$\Phi > 0.3$	0		

Ignore

② Dim spot (LCD/TP/Polarizer dim dot, light leakage, dark spot)

Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi \leq 0.1$	Ignore		
$0.10 < \Phi \leq 0.20$	3(distance $\geq 10\text{mm}$)		
$0.20 < \Phi \leq 0.25$	2		
$\Phi > 0.3$	0		

Ignore

③ Polarizer accidented spot

Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi \leq 0.2$	Ignore		
$0.3 < \Phi \leq 0.5$	2(distance $\geq 10\text{mm}$)		
$\Phi > 0.5$	0		

Ignore

④ Pixel bad points (light dot, Dim dot, color dot)

Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi \leq 0.1$	Ignore		
$0.15 < \Phi \leq 0.2$	2(distance $\geq 10\text{mm}$)		
$\Phi > 0.2$	0		

Ignore


⑤ Polarizer Bubble


Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi \leq 0.2$	Ignore		
$0.3 < \Phi \leq 0.4$	3(distance ≥ 10)		
$0.4 < \Phi \leq 0.5$	2		
$\Phi > 0.5$	0		

Ignore

3.0	Line defect (LCD/TP /Polarizer backligh t black/white line, scratch, stain)	Width(mm)	Length(m m)	Acceptable Qty		
				A	B	C
		$\Phi\leq0.03$	Ignore	Ignore		Ignore
		$0.03<W\leq0.04$	$L\leq3.0$	$N\leq2$		
		$0.04<W\leq0.05$	$L\leq2.0$	$N\leq1$		
$0.05<W$	Define as spot defect					
4.0	Electronic Comp onents SMT	Not allow missing parts, solderless connection, cold solder joint, mis match, The positive and negative polarity opposite				
5.0	Display color& B rightness	1. Color: Measuring the color coordinates, The measurement standar d according to the datasheet or samples. 2. Brightness: Measuring the brightness of White screen, The measu rement standard according to the datasheet or Samples.				
6.0	LCD Mura	By 5% ND filter invisible.				

7.0	RTP Related	TP film bubble/accidental spot	<table><tr><th rowspan="2">Size Φ(mm)</th><th colspan="3">Acceptable Qty</th></tr><tr><th>A</th><th>B</th><th>C</th></tr><tr><td>$\Phi \leq 0.1$</td><td colspan="2">Ignore</td><td rowspan="4">Ignore</td></tr><tr><td>$0.1 < \Phi \leq 0.2$</td><td colspan="2">3 (distance $\geq 10\text{mm}$)</td></tr><tr><td>$0.25 < \Phi \leq 0.3$</td><td colspan="2">2</td></tr><tr><td>$\Phi > 0.3$</td><td colspan="2">0</td></tr></table>				Size Φ (mm)	Acceptable Qty			A	B	C	$\Phi \leq 0.1$	Ignore		Ignore	$0.1 < \Phi \leq 0.2$	3 (distance $\geq 10\text{mm}$)		$0.25 < \Phi \leq 0.3$	2		$\Phi > 0.3$	0					
			Size Φ (mm)	Acceptable Qty																										
				A	B	C																								
			$\Phi \leq 0.1$	Ignore		Ignore																								
			$0.1 < \Phi \leq 0.2$	3 (distance $\geq 10\text{mm}$)																										
			$0.25 < \Phi \leq 0.3$	2																										
		$\Phi > 0.3$	0																											
		TP film scratch	<table><tr><th rowspan="2">Width(mm)</th><th rowspan="2">Length (mm)</th><th colspan="2">Acceptable Qty</th></tr><tr><th>A</th><th>B</th><th>C</th></tr><tr><td>$\Phi \leq 0.03$</td><td>Ignore</td><td colspan="2">Ignore</td><td rowspan="3">Ignore</td></tr><tr><td>$0.03 < W \leq 0.04$</td><td>$L \leq 3.0$</td><td colspan="2">$N \leq 2$</td></tr><tr><td>$0.04 < W \leq 0.05$</td><td>$L \leq 2.0$</td><td colspan="2">$N \leq 1$</td></tr><tr><td>$0.05 < W$</td><td colspan="3">Define as spot defect</td></tr></table>				Width(mm)	Length (mm)	Acceptable Qty		A	B	C	$\Phi \leq 0.03$	Ignore	Ignore		Ignore	$0.03 < W \leq 0.04$	$L \leq 3.0$	$N \leq 2$		$0.04 < W \leq 0.05$	$L \leq 2.0$	$N \leq 1$		$0.05 < W$	Define as spot defect		
			Width(mm)	Length (mm)	Acceptable Qty																									
					A	B	C																							
			$\Phi \leq 0.03$	Ignore	Ignore		Ignore																							
			$0.03 < W \leq 0.04$	$L \leq 3.0$	$N \leq 2$																									
$0.04 < W \leq 0.05$	$L \leq 2.0$		$N \leq 1$																											
$0.05 < W$	Define as spot defect																													

		Assembly deflection	beyond the edge of backlight $\leq 0.2\text{mm}$					
		Bulge (undulation included)	The ITO film plumped below 0.40mm, it's ok. 					
		Newton Ring	Newton Ring area $> 1/3$ TP area NG Newton Ring area $\leq 1/3$ TP area OK		  			
		TP corner broken X : length Y : width Z : height	<table border="1"><tr><td>X</td><td>Y</td><td>Z</td></tr><tr><td>$X \leq 3\text{mm}$</td><td>$Y \leq 3\text{mm}$</td><td>$Z < \text{COVER thickness}$</td></tr></table> * *Circuitry broken is not allowed.	X	Y	Z	$X \leq 3\text{mm}$	$Y \leq 3\text{mm}$
X	Y	Z						
$X \leq 3\text{mm}$	$Y \leq 3\text{mm}$	$Z < \text{COVER thickness}$						

		TP edge broken	X	Y	Z	
			$X \leq 4\text{mm}$	$Y \leq 2\text{mm}$	$Z < \text{COVER thickness}$	
X : length			* Circuitry broken is not allowed.			
Y : width						
Z : height						

Criteria (functional items)

Number	Items	Criteria (mm)
1	No display	Not allowed
2	Missing segment	Not allowed
3	Short	Not allowed
4	Backlight no lighting	Not allowed
5	TP no function	Not allowed

8. Reliability Test Result

Item	Condition	Inspection after test
High Temperature Operating	70°C,96H	Inspection after 2~4hours storage at room temperature, the sample shall be free from defects: 1.Air bubble in the LCD; 2.Non-display; 3.Missing segments/line; 4.Glass crack; 5.Current IDD is twice higher than initial value.
Low Temperature Operating	-20°C, 96HRS	
High Temperature Storage	80°C, 96HR	
Low Temperature Storage	-30°C, 96HR	
High Temperature & High Humidity Operating	+60°C, 90% RH ,96 hours.	
Thermal Shock (Non-operation)	-30°C,30 min ↔ +80°C,30 min, Change time:5min 20CYC.	
ESD test	C=150pF, R=330,5points/panel Air:±8KV, 5times; Contact:±6KV, 5 times; (Environment: 15°C~35°C, 30%~60%).	
Vibration (Non-operation)	Frequency range:10~55Hz, Stroke:1.5mm Sweep:10Hz~55Hz~10Hz 2 hours for each direction of X.Y.Z. (6 hours for total) (Package condition).	
Box Drop Test	1 Corner 3 Edges 6 faces,80cm(MEDIUM BOX)	

Remark:

- 1.The test samples should be applied to only one test item.
- 2.Sample size for each test item is 5~10pcs.
- 3.For Damp Proof Test, Pure water(Resistance > 10MΩ) should be used.
- 4.In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judged as a good part.
- 5.Failure Judgment Criterion: Basic Specification, Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.

9. Cautions and Handling Precautions

9.1 Handling and Operating the Module

(1) When the module is assembled, it should be attached to the system firmly.

Do not warp or twist the module during assembly work.

(2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.

(3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.

(4) Do not allow drops of water or chemicals to remain on the display surface.

If you have the droplets for a long time, staining and discoloration may occur.

(5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.

(6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.

Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.

(7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.

(8) Protect the module from static; it may cause damage to the CMOS ICs.

(9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.

(10) Do not disassemble the module.

(11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.

(12) Pins of I/F connector shall not be touched directly with bare hands.

(13) Do not connect, disconnect the module in the "Power ON" condition.

(14) Power supply should always be turned on/off by the item 6.1 Power On Sequence & 6.2 Power Off Sequence

9.2 Storage and Transportation.

(1) Do not leave the panel in high temperature, and high humidity for a long time.

It is highly recommended to store the module with temperature from 0 to 35 °C and relative humidity of less than 70%

(2) Do not store the TFT-LCD module in direct sunlight.

(3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.

(4) It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module.

In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.

(5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.

Part. No	ET022LQ03-K	REV	V1.0	Page 28 of 29
----------	-------------	-----	------	---------------

10. Packing

-----TBD-----