

INDUSTRIAL STRENGTH... Start Your Application From YOURITECH

Integration support

Obsolescence Management

PCAP

Embedded Systems

Human Machine Interface

Touch Solutions

Software

Quality Management

Open Frame Monitors

LCD Controller

Research & Development

Firmware

EMC tests

on-site service

Optical Bonding

In-house Manufacturing

Cover glass

System solutions

OEM Solutions

Custom Display

Production Custom designs Installation

Mechanical design



Project No. 项目编号	ET031WV01-TT
Customer 客户名称	
Module No. 客户型号	
Product type 产品内容	Standard LCD Module TFT: 480*RGBx800Dots 3.1" TFT LCD + CTP

客户确认Customer Approval	
项目负责人Project Manager	
品质主管Director of Quality	
采购工程师Purchasing Engineer	



1. Introduction

1.1 Scope of application

This specification applies to the LCD module that is supplied by YOURITECH Technology CO., LTD.

LCD specification: Dots 480xRGBx800

As to basic specification of the driver IC, refer to the IC (Sitronix: ST7701S) specification and data book.

All material & processing of the LCD module should be Lead Free.

1.2 TFT features:

Structure: TFT PANNEL+IC +FPC+BL+CTP;

ALL Viewing Type LCD

480 dot-segment and 800 dot-common outputs;

16.7M Color can be selected by software;

White LED back light;

2lane MIPI interface

1.3 Applications:



2. LCM General specification

ITEM	Standard value	Unit
LCD Type	Normally Black	--
Drive element	TFT active matrix	--
Number of pixels	480*3RGB(H)X800(V)	Dots
Pixel arrangement	RGB Vertical Stripe	--
Pixel Pitch (W*H)	0.084 (H) x 0.084 (V)	mm
Active area	40.32(H) x 67.20(V)	mm
Viewing direction	ALL Viewing	-
TFT Driver IC	ST7701S	
TFT interface	2lane MIPI Interface	-
Approx. Weight	TBD	g
LCM Size(W*H*T)	43.48(W) ×74.72(H) ×1.74(T)	mm
LCM Size(W*H*T)	46.50(W) ×79.72(H) ×3.29T)	mm
Touch structure	G+FF	
Touch Driver IC	CST340	-
Touch Interface	I2C	





3.Absolute Maximum Rating

Characteristics	Symbol	Min.	Max.	Unit
LCM Operating Temperature	T _{OPR}	-20	+60	°C
LCM Storage Temperature	T _{STG}	-30	+70	°C
TP Operating Temperature & Humidity(20% ~ 90%RH)	T _{OPR}	-20	+60	°C
TP SStorage Temperature & Humidity(20% ~ 90%RH)	T _{STG}	-30	+70	°C
Humidity	RH	-	90	%

4.Electrical Characteristics

4.1 TFT DC Characteristics

Characteristics	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage for I/O	VDDIO	1.65	3.3	3.3	V
Supply Voltage for(DC/DC)	VDD	2.6	3.3	3.6	V
Current Consumption	I _{DD}	--	--	50	mA
	I _{DD-SLEEP}	--	--	150	uA

4.2 Back-Light Unit Characeristics

The back-light system is an edge-lighting type with 6 white LEDs. The characteristics of the back-light are shown in the following tables.

Characteristics	Symbol	Min.	Type	Max.	Unit	Notes
Forward Voltage	V _F	16.8		19.2	V	-
Forward current	I _F	--	20	-	mA	-
Luminance(With LCD)	L _v		250		cd/m ²	-
Color temperature	TC		6430		K	-
LED life time	N/A	----	30,000	--	Hr	Note 1

Note:

- (1) The “LED life time” is defined as the module brightness decrease to 50% of original brightness at I_L=20mA/LED. The LED life time could be decreased if operating I_L is larger than 25mA/LED.

Backlight circuit diagram shown in below:





5. Module Function Description

Pin No.	Symbol	LCM Functional	Notes
1	VDDIO 3.3V	I/O and interface power supply (VDDIO)	
2	VDDIO 3.3V	I/O and interface power supply (VDDIO)	
3	GND	Power Ground	
4	GND	Power Ground	
5	VDD 3.3V	Power supply	
6	VDD 3.3V	Power supply	
7	GND	Power Ground	
8	GND	Power Ground	
9	LEDA	Power supply for backlight anode input terminal.	
10	LEDA	Power supply for backlight anode input terminal.	
11	LEDK	Power supply for backlight cathode input terminal.	
12	LEDK	Power supply for backlight cathode input terminal.	
13	TE	Tearing effect output pin to synchronies MCU to frame rate.	
14	RESET 3.3V	Reset signal input terminal. Active at 'L'.	
15	GND	Power Ground	
16	MIPI_0P	MIPI-DSI clock data Lane 0 pegative-end input/output pin.	
17	MIPI_0N	MIPI-DSI clock data Lane 0 nositive-end input/output pin.	
18	GND	Power Ground	
19	MIPI_CKP	MIPI-DSI clock data Lane pegative-end input pin.	
20	MIPI_CKN	MIPI-DSI clock data Lane nositive-end input pin.	
21	GND	Power Ground	
22	MIPI_1N	MIPI-DSI clock data Lane 1 nositive-end input/output pin.	
23	MIPI_1P	MIPI-DSI clock data Lane 1 pegative-end input/output pin.	
24	GND	Power Ground	



Pin No.	Symbol	CTP Functional	Notes
1	GND	Power Ground	
2	TP_VDD3.3V	Touch panel Power supply 3.3V	
3	TP_SDA3.3V	Touch panel I2C data 3.3V	
4	GND	Power Ground	
5	TP_SCL3.3V	Touch panel I2C clock	
6	GND	Power Ground	
7	GND	Power Ground	
8	RESET3.3V	Touch panel reset 3.3V	
9	TP_INT3.3V	Touch panel interrupt output 3.3V	
10	GND	Power Ground	



6. Timing Characteristics

POWER ON/OFF SEQUENCE


VDDI and VDDA can be applied or powered down in any order. During the Power Off sequence, if the LCD is in the Sleep Out mode, VDDA and VDDI must be powered down with minimum 120msec. If the LCD is in the Sleep In mode, VDDA and VDDI can be powered down with minimum 0msec after the RESX is released.

CSX can be applied at any timing or can be permanently grounded. RESX has high priority over CSX.


Notes:

1. There will be no damage to the ST7701S if the power sequences are not met.
2. There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.
3. There will be no abnormal visible effects on the display between the end of Power On Sequence and before receiving the Sleep Out command, and also between receiving the Sleep In command and the Power Off Sequence.
4. If the RESX line is not steadily held by the host during the Power On Sequence as defined in Sections 9.1 and 9.2, then it will be necessary to apply the Hardware Reset (RESX) after the completion of the Host Power On Sequence to ensure correct operations. Otherwise, all the functions are not guaranteed.

The power on/off sequence is illustrated below



DSI-MIPI Interface Timing Characteristics of IC High Speed Mode



DSI clock channel timing


Rising and falling time on clock and data channel

$V_{DDI}=1.8, V_{DD}=2.8, AGND=DGND=0V, T_a=25^{\circ}C$


Signal	Symbol	Parameter	MIN	MAX	Unit	Description
DSI-CLK+/-	$2xUI_{INSTA}$	Double UI instantaneous	4	25	ns	
DSI-CLK+/-	UI_{INSTA} UI_{INSTB}	UI instantaneous halves	2	12.5	ns	$UI = UI_{INSTA} = UI_{INSTB}$
DSI-Dn+/-	tDS	Data to clock setup time	0.15	-	UI	
DSI-Dn+/-	tDH	Data to clock hold time	0.15	-	UI	

Mipi Interface- High Speed Mode Timing Characteristics

Low Power Mode



Bus Turnaround (BTA) from display module to MPU Timing



Bus Turnaround (BTA) from MPU to display module Timing




$V_{DDI}=1.8, V_{DD}=2.8, A_{GND}=D_{GND}=0V, T_a=25^\circ C$

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
DSI-D0+/-	TLPXM	Length of LP-00, LP-01, LP-10 or LP-11 periods MPU→Display Module	50	75	ns	Input
DSI-D0+/-	TLPXD	Length of LP-00, LP-01, LP-10 or LP-11 periods MPU→Display Module	50	75	ns	Output
DSI-D0+/-	TTA-SURED	Time-out before the MPU start driving	T_{LPXD}	$2 \times T_{LPXD}$	ns	Output
DSI-D0+/-	TTA-GETD	Time to drive LP-00 by display module	$5 \times T_{LPXD}$		ns	Input
DSI-D0+/-	TTA-GOD	Time to drive LP-00 after turnaround request-MPU	$4 \times T_{LPXD}$		ns	Output


Mipi Interface Low Power Mode Timing Characteristics

DSI Bursts Mode

DSI Bursts Mode



Data lanes-Low Power Mode to/from High Speed Mode Timing



Clock lanes- High Speed Mode to/from Low Power Mode Timing



$VDDI=1.8, VDD=2.8, AGND=DGND=0V, T_a=25\text{ }^{\circ}\text{C}$

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
Low Power Mode to High Speed Mode Timing						
DSI-Dn+/-	TLPX	Length of any low power state period	50	-	ns	Input
DSI-Dn+/-	THS-PREPARE	Time to drive LP-00 to prepare for HS transmission	40+4 UI	85+6 UI	ns	Input
DSI-Dn+/-	THS-TERM-EN	Time to enable data receiver line termination measured from when Dn crosses VILMAX	-	35+4 UI	ns	Input
DSI-Dn+/-	THS-PREPARE + THS-ZERO	THS-PREPARE + time to drive HS-0 before the sync sequence	140+10UI	-	ns	Input
High Speed Mode to Low Power Mode Timing						
DSI-Dn+/-	THS-SKIP	Time-out at display module to ignore transition period of EoT	40	55+4 UI	ns	Input
DSI-Dn+/-	THS-EXIT	Time to drive LP-11 after HS burst	100	-	ns	Input
DSI-Dn+/-	THS-TRAIL	Time to drive flipped differential state after last payload data bit of a HS transmission burst	60+4 UI	-	ns	Input
High Speed Mode to/from Low Power Mode Timing						
DSI-CLK+/-	TCLK-POS	Time that the MPU shall continue sending HS clock after the last associated data lane has transition to LP mode	60+5 2UI	-	ns	Input
DSI-CLK+/-	TCLK-TRAIL	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60	-	ns	Input
DSI-CLK+/-	THS-EXIT	Time to drive LP-11 after HS burst	100	-	ns	Input
DSI-CLK+/-	TCLK-PREPARE	Time to drive LP-00 to prepare for HS transmission	38	95	ns	Input
DSI-CLK+/-	TCLK-TERM-EN	Time-out at clock lan display module to enable HS transmission	-	38	ns	Input
DSI-CLK+/-	TCLK-PREPARE + TCLK-ZERO	Minimum lead HS-0 drive period before starting clock	300	-	ns	Input
DSI-CLK+/-	TCLK-PRE	Time that the HS clock shall be driven prior to any associated data lane beginning the transition from LP to HS mode	8UI	-	ns	Input
DSI-CLK+/-	TEOT	Time form start of TCLK-TRAIL period to start of LP-11 state	-	105ns+12 UI	ns	Input



Reset Description:




Figure 9 Reset Timing

VDDI=1.8, VDD=2.8, AGND=DGND=0V, $T_a=25^\circ\text{C}$

Related Pins	Symbol	Parameter	MIN	MAX	Unit
RESX	TRW	Reset pulse duration	10	-	us
	TRT	Reset cancel	-	5 (Note 1, 5)	ms
				120 (Note 1, 6, 7)	ms

Table 9 Reset Timing


Notes:

1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (trt) within 5 ms after a rising edge of RESX.
2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out-mode. The display remains the blank state in Sleep In-mode.) and then return to Default condition for Hardware Reset.

4. Spike Rejection also applies during a valid reset pulse as shown below:



5. When Reset applied during Sleep In Mode.
6. When Reset applied during Sleep Out Mode.
7. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.



7.Optical Characteristics

Parameter		Symbol	Condition	Min.	Typ.	Max.	Unit	Remark
Viewing Angle	Horizontal	Θ3	CR> 10	70	80			Note 1
		Θ9		70	80			
	Vertical	Θ12		70	80			
		Θ6		70	80			
Contrast Ratio		CR	Θ= 0°	750	1000			Note 2
Transmittance		T(%)	Θ= 0°	2.7	3.0			Note 3
NTSC		%	Θ= 0°	66.5	71.5			Only CF
Reproduc tion Of color	Red	Rx	Θ= 0°	0.645	0.660	0.675		Note 4 *Color filter Glass (with OC)
		Ry		0.300	0.315	0.330		
	Green	Gx		0.229	0.244	0.259		
		Gy		0.554	0.569	0.584		
	Blue	Bx		0.128	0.143	0.158		
		By		0.073	0.088	0.103		
White		Wx	Θ= 0°	0.273	0.288	0.303		
		Wy		0.293	0.308	0.323		
Response Time		Tr+Tf	Θ= 0°		30	35	ms	Note 5

Note:

1. Viewing angle is the angle at which the contrast ratio is greater than 10. The viewing are determined for the horizontal or 3, 9 o'clock direction and the vertical or 6, 12 o'clock direction with respect to the optical axis which is normal to the LCD surface (see FIG.2).
2. Contrast measurements shall be made at viewing angle of $\Theta = 0^\circ$ and at the center of the LCD surface. Luminance shall be measured with all pixels in the view field set first to white, then to the dark (black) state. (See FIG. 2) Luminance Contrast Ratio (CR) is defined mathematically.

$$CR = \frac{\text{Luminance when displaying a white raster}}{\text{Luminance when displaying a black raster}}$$

3. Transmittance is the value with Normal Polarizer & BOE Normal Back light.
4. The color chromaticity coordinates specified in Table1 shall be calculated from



The spectral data measured with all pixels first in red, green, blue and white.

Measurements shall be made at the center of the C/F.

Measurement condition is C - light source & Halogen Lamp

5. The electro-optical response time measurements shall be made as FIG.3 by switching the "data" input signal ON and OFF.

The times needed for the luminance to change from 10% to 90% is T_r , and 90% to 10% is T_f .

Figure 1. The definition of V_{th} & V_{sat}




Figure 2. Measurement Set Up





Figure 3. Response Time Testing



8. Reliability Test Item

No.	Test Item	Test Condition	Notes
1	High Temp. Storage	+70°C / 96H	1. Functional test is OK. Missing Segment, short, unclear segment non-display, display abnormally and liquid crystal leakage un-allowed. 2. No low temperature bubbles, end seal loose and fall, frame rainbow.
2	Low Temp. Storage	-30°C / 96H	
3	High Temp. Operating	+60°C / 96H	
4	Low Temp. Operating	-20°C / 96H	
5	High Temperature / Humidity storage	50°C x 90%RH / 96H	
6	Thermal and cold shock	Static state, -20°C (30min) ~60°C (30min), 50 cycles	

9. Packing Method----TBD

- END -

