

INDUSTRIAL STRENGTH... Start Your Application From **YOURITECH**

Integration support

Obsolescence Management

PCAP

Embedded Systems

Human Machine Interface

Touch Solutions

Software

Production Custom designs Installation

Quality Management

Open Frame Monitors

LCD Controller

Research & Development

Firmware

EMC tests

on-site service

In-house Manufacturing

Optical Bonding

Cover glass

System solutions

OEM Solutions

Custom Display

Mechanical design



SPECIFICATION FOR LCM Module

MODULE No:	ET034WV02-K
CUSTOMER:	

AST	INITIAL	DATE
PREPARED BY		
CHECKED BY		
APPROVED BY		

CUSTOMER	INITIAL	DATE
APPROVED BY		

[illegible]

Contents

1. Block Diagram	5
2. Outline dimension	6
3. Input terminal Pin Assignment	7
4. LCD Optical Characteristics	8
4.1 Optical specification	8
5. Electrical Characteristics	11
5.1 Absolute Maximum Rating	11
5.2 DC Electrical Characteristics	11
5.3 LED Backlight Characteristics	12
6. AC Characteristics	14
6.1 MIPI Interface Characteristics:	14
6.1.1 High Speed Mode	16
6.1.2 Low Power Mode	18
6.1.3 DSI Bursts Mode	16
6.2 Reset input timing	18
7. LCD Module Out-Going Quality Level	20
7.1 VISUAL & FUNCTION INSPECTION STANDARD	20
7.1.1 Inspection conditions	20
7.1.2 Definition Zone D	20
7.1.3 Sampling Plan	21
7.1.4 Criteria (Visual)	22
8. Reliability Test Result	26
9. Cautions and Handling Precautions	27
9.1 Handling and Operating the Module	27
9.2 Storage and Transportation	27
10. Packing	28

* Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amorphous silicon TFT as a switching device. This module is composed of a Transmissive type TFT-LCD Panel, driver circuit, back-light unit. The resolution of a 3.4 " TFT-LCD contains 480x480 pixels, and can display up to 16.7M colors.

Part. No	ET034WV02-K	REV	V1.0	Page 3 of 28
----------	-------------	-----	------	--------------


* Features

General Information Items	Specification	Unit	Note
	Main Panel		
Display area(AA)	60.48(H)*60.48V) (3.4 inch)	mm	
Driver element	TFT active matrix	-	
Display colors	16.7M	colors	
Number of pixels	480(RGB)*480	dots	
Pixel arrangement	RGB vertical stripe	-	
Pixel pitch	0.042(H)*0.126(V)	mm	
Viewing angle	ALL	o'clock	
Controller IC	ST7701S	-	
LCM Interface	2-lane MIPI	-	
Display mode	Transmissive /Normally Black	-	
Operating temperature	-20~+70	℃	
Storage temperature	-30~+80	℃	

* Mechanical Information

Item		Min.	Typ.	Max.	Unit	Note
Module size	Horizontal(H)	-	65.72	-	mm	
	Vertical(V)	-	69.64	-	mm	
	Depth(D)	-	2.45	-	mm	
Weight		-	TBD	-	g	

1. Block Diagram



TOP VIEW

Dimensions: 65.72±0.2 BL OD, 64.32 CF/TFT, 63.72 UP POL, 60.48 LCD AA, 67.84 TFT, 64.42 CF, 63.72 UP POL, 60.48 LCD AA, 27.61±0.3, 45.6±0.3, 10.50±0.1, 3.5±0.3, 33.5, 1, 0.50, 0.30, P0.5*19-9.50±0.05, 20, 10, Yellow tape, EMI, PULL, 0.7, 1, 2.62, 69.64±0.2 BL OD, 3.4" Z/6, 480 (RGB) *480, TFT LCD.

SIDE VIEW

Dimensions: 2.45±0.1 LCM, 1.2±0.05, 0.13±0.03 (FPC), 0.3±0.03, PI, CONTACT SIDE.

BACK VIEW

Dimensions: 5±0.3, 3.5±0.3 (Mark line), 43, 20, 1.

PIN OUT TABLE

PIN	NAME
1	NC
2	LEDK
3	NC
4	LEDA
5	NC
6	VDD/VCI
7	IOVCC
8	TE
9	RESET
10	GND
11	MIPI_D1P
12	MIPI_D1N
13	GND
14	MIPI_CLP
15	MIPI_CLN
16	GND
17	MIPI_D0P
18	MIPI_D0N
19	GND
20	GND

CIRCUIT DIAGRAM

Notes: 1. DISPLAY TYPE: 3.4" TFT-LCD, 167M COLORS. 2. DISPLAY MODE: RGB, 60Hz, 16:9, 480x480. 3. DISPLAY COLOR: 16.7M. 4. TFT DRIVER IC: S177M (SG03). 5. CTP DRIVER IC: NA. 6. TOUCH IC: Type A. 7. CTP Interface: NA. 8. Touch and LCM Bidding technology: NA. 9. Operating Temp: -30°C to 70°C. 10. Storage Temp: -30°C to 70°C. 11. Back Light: LED WHITE, 12ED 4mA, 19.24V. 12. N/A is COMPLAINT.

3. Input terminal Pin Assignment

NO.	SYMBOL	DISCRIPTION	I/O
1	NC	--	--
2	LEDK	Cathode pin of backlight.	P
3	NC	--	--
4	LEDA	Anode pin of backlight.	P
5	NC	--	--
6	VDD/VCI	Supply Voltage (3.3V).	P
7	IOVCC	I/O power supply voltage.	P
8	TE	-Tearing effect output Leave the pin to open when not in use.	O
9	RESET	- The external reset input. Initializes the chip with a low input. Be sure to execute a power-on reset after supplying power.	I
10	GND	Ground.	P
11	MIPI_D1P	MIPI DSI differential data pair (DSI-Dn+/-).	I/O
12	MIPI_D1N	If MIPI are not used, they should be connected to DGND	I/O
13	GND	Ground.	P
14	MIPI_CLP	MIPI DSI differential clock pair (DSI-CLK+/-).	I
15	MIPI_CLN	If MIPI are not used, they should be connected to DGND.	I
16	GND	Ground.	P
17	MIPI_D0P	MIPI DSI differential data pair (DSI-Dn+/-).	I/O
18	MIPI_D0N	If MIPI are not used, they should be connected to DGND	I/O
19	GND	Ground.	P
20	GND	Ground.	P

4. LCD Optical Characteristics

4.1 Optical specification

Item		Symbol	Condition	Min.	Typ.	Max.	Unit.	Note
Contrast Ratio		CR	$\Theta=0$ Normal viewing angle	640	800	--		(1)(2)
Response time	Rising	T_R+T_F		--	30	35	msec	(1)(3)
	Falling							
Color Gamut		S(%)		55	60	--	%	C-light
Color Filter Chromaticity	White	W_X		-0.04	0.309	+0.04		(1)(4) CF glass
		W_Y			0.350			
	Red	R_X			0.611			
		R_Y			0.363			
	Green	G_X			0.317			
		G_Y			0.570			
	Blue	B_X			0.150			
		B_Y			0.100			
Viewing angle	Hor.	Θ_L	CR>10	75	85	--	(1)(4)	
		Θ_R		75	85	--		
	Ver.	Θ_U		75	85	--		
		Θ_D		75	85	--		
Option View Direction		ALL						

*The data comes from the LCD specification.

Measuring Condition

Measuring surrounding : dark room


Ambient temperature : $25 \pm 2^\circ\text{C}$

15min. warm-up time.

Measuring Equipment

FPM520 of Westar Display technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics.


Note (1): Definition of Viewing Angle :




Note (2): Definition of Contrast Ratio(CR) :measured at the center point of panel

$$CR = \frac{\text{Luminance with all pixels white}}{\text{Luminance with all pixels black}}$$

Note (3): Response Time



Note (4): Definition of optical measurement setup



5. Electrical Characteristics

5.1 Absolute Maximum Rating

Characteristics	Symbol	Min.	Max.	Unit	Note
Digital Supply Voltage	V _{CI}	-0.3	4.6	V	Note1
Digital Interface Supply Voltage	IOVCC	-0.3	4.6	V	
Operating temperature	T _{OP}	-20	+70	°C	
Storage temperature	T _{ST}	-30	+80	°C	

NOTE1: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

5.2 DC Electrical Characteristics

Characteristics	Symbol	Min.	Typ.	Max.	Unit	Note
Digital Supply Voltage	V _{CI}	2.5	3.3	3.6	V	
Digital interface supply Voltage	IOVCC	1.65	1.8	3.3		
Normal mode Current	ICC	--	30	--	mA	
Level input voltage	V _{IH}	0.7* Iovcc	--	Iovcc	V	
	V _{IL}	GND	--	0.3* Iovcc	V	
Level output voltage	V _{OH}	0.8*Iovcc	--	Iovcc	V	
	V _{OL}	GND	--	0.2*Iovcc	V	

5.3 LED Backlight Characteristics

The back-light system is edge-lighting type with 12 chips LED


Item	Symbol	Min.	Typ.	Max.	Unit	Note
Forward Current	I_F	35	40	--	mA	
Forward Voltage	V_F	--	19.2	--	V	
LCM Luminance ($I_F = 20\text{mA}$)	LV	950	1000	--	cd/m ²	Note3
LED life time	Hr	--	50000	--	Hour	Note1,2
Uniformity	Avg	80	--	--	%	Note3

Note1: LED life time (Hr) can be defined as the time in which it continues to operate under the condition:


$T_a = 25 \pm 3^\circ\text{C}$, typical IL value indicated in the above table until the brightness becomes less than 50%.

Note 2: The “LED life time” is defined as the module brightness decrease to 50% original brightness at

$T_a = 25^\circ\text{C}$ and $I_L = 40\text{mA}$. The LED lifetime could be decreased if operating I_L is larger than 40mA. The constant current driving method is suggested.



Note (3) Luminance Uniformity of these 9 points is defined as below:





$$\text{Uniformity} = \frac{\text{minimum luminance in 9 points (1-9)}}{\text{maximum luminance in 9 points (1-9)}}$$

$$\text{Luminance} = \frac{\text{Total Luminance of 9 points}}{9}$$

6. AC Characteristics

6.1 MIPI Interface Characteristics:

6.1.1 High Speed Mode




*DSI clock channel timing


Signal	Symbol	Parameter	MIN	MAX	Unit	Description
DSI-CLK+/-	$2xUI_{INSTA}$	Double UI instantaneous 	4	25	ns	
DSI-CLK+/-	UI_{INSTA} UI_{INSTB}	UI instantaneous halves	2	12.5	ns	$UI = UI_{INSTA} = UI_{INSTB}$
DSI-Dn+/-	t _{DS}	Data to clock setup time	0.15	-	UI	
DSI-Dn+/-	t _{DH}	Data to clock hold time	0.15	-	UI	

* Mipi Interface-High SpeedMode Timing Characteristics

6.1.2 Low Power Mode



* Bus Turnaround (BTA) from display module to MPU Timing



*Bus Turnaround (BTA) from MPU to display module Timing

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
DSI-D0+/-	TLPXM	Length of LP-00,LP-01, LP-10 or LP-11 periods MPU→Display Module	50	75	ns	Input
DSI-D0+/-	TLPXD	Length of LP-00,LP-01, LP-10 or LP-11 periods MPU→Display Module	50	75	ns	Output
DSI-D0+/-	TTA-SURED	Time-out before the MPU start driving	T_{LPXD}	$2 \times T_{LPXD}$	ns	Output
DSI-D0+/-	TTA-GETD	Time to drive LP-00 by display module	$5 \times T_{LPXD}$		ns	Input
DSI-D0+/-	TTA-GOD	Time to drive LP-00 after turnaround request-MPU	$4 \times T_{LPXD}$		ns	Output

*Mipi Interface Low Power Mode Timing Characteristics

The diagram illustrates the timing sequence for DSI+/-CLK and DSI-D0+/- signals. It shows the transition from Low Power Mode (LP-11, LP-01, LP-00) to High Speed Mode (HS) and back to Low Power Mode (LP-11). Key timing parameters include:

- T_{LPX} : Low Power Exit time.
- $T_{HS-PREPARE}$: High Speed Prepare time.
- $T_{HS-ZERO}$: High Speed Zero time.
- $T_{HS-SYNC}$: High Speed Sync time.
- $T_{HS-TERM-EN}$: High Speed Termination Enable time.
- $T_{HS-SETTLE}$: High Speed Settle time.
- $T_{HS-SKIP}$: High Speed Skip time.
- T_{EOT} : End of Transaction time.
- $T_{HS-TRAIL}$: High Speed Trail time.
- $T_{HS-EXIT}$: High Speed Exit time.

The diagram also indicates the capture of the 1st Data Bit and the state of the DSI-D0+ and DSI-D0- signals during the HS-SYNC period. The DSI-D0+ signal is shown with a minimum voltage level $VIHLPRX(\text{Min})$ and a maximum voltage level $VIHLPRX(\text{Max})$. The DSI-D0- signal is shown with a minimum voltage level $VIHLPRX(\text{Min})$ and a maximum voltage level $VIHLPRX(\text{Max})$.

The diagram illustrates the timing sequence for DSI HS-0/1, HS-0, LP-11, LP-01, LP-00, HS-0, and HS-0/1 states. The top section shows the DSI-CLK+/- signals, which are high-frequency clock signals during HS-0/1 and HS-0 states, and low-frequency signals during LP states. The bottom section shows the DSI-D0+/- signals, which are high during HS-0/1 and HS-0 states, and low during LP states. The timing parameters are defined as follows:


- T_{EOT} : End of Transaction time.
- $T_{CLK-MISS}$: Clock Miss time.
- $T_{CLK-SETTLE}$: Clock Settle time.
- $T_{CLK-TERM-EN}$: Clock Terminate Enable time.
- $T_{CLK-POST}$: Clock Post time.
- $T_{CLK-TRAIL}$: Clock Trail time.
- $T_{HS-EXIT}$: HS Exit time.
- T_{LPX} : LPX time.
- $T_{CLK-PREPARE}$: Clock Prepare time.
- $T_{CLK-ZERO}$: Clock Zero time.
- $T_{CLK-PRE}$: Clock Pre time.
- $T_{HS-PREPARE}$: HS Prepare time.
- $T_{HS-SKIP}$: HS Skip time.

The diagram also indicates the Disconnect Terminator signal, which is active during the HS-0/1 and HS-0 states.

Part. No	ET034WV02-K	REV	V1.0	Page 16 of 28
----------	-------------	-----	------	---------------

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
Low Power Mode to High Speed Mode Timing						
DSI-Dn+/-	TLPX	Length of any low power state period	50	-	ns	Input
DSI-Dn+/-	THS-PREPARE	Time to drive LP-00 to prepare for HS transmission	40+4 UI	85+6 UI	ns	Input
DSI-Dn+/-	THS-TERM-EN	Time to enable data receiver line termination measured from when Dn crosses VILMAX	-	35+4 UI	ns	Input
DSI-Dn+/-	THS-PREPARE + THS-ZERO	THS-PREPARE + time to drive HS-0 before the sync sequence	140+ 10UI	-	ns	Input
High Speed Mode to Low Power Mode Timing						
DSI-Dn+/-	THS-SKIP	Time-out at display module to ignore transition period of EoT	40	55+4 UI	ns	Input
DSI-Dn+/-	THS-EXIT	Time to drive LP-11 after HS burst	100	-	ns	Input
DSI-Dn+/-	THS-TRAIL	Time to drive flipped differential state after last payload data bit of a HS transmission burst	60+4 UI	-	ns	Input
High Speed Mode to/from Low Power Mode Timing						
DSI-CLK+/-	TCLK-POS	Time that the MPU shall continue sending HS clock after the last associated data lane has transition to LP mode	60+5 2UI	-	ns	Input
DSI-CLK+/-	TCLK-TRAIL	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60	-	ns	Input
DSI-CLK+/-	THS-EXIT	Time to drive LP-11 after HS burst	100	-	ns	Input
DSI-CLK+/-	TCLK-PREPARE	Time to drive LP-00 to prepare for HS transmission	38	95	ns	Input
DSI-CLK+/-	TCLK-TERM-EN	Time-out at clock lan display module to enable HS transmission	--	38	ns	Input
DSI-CLK+/-	TCLK-PREPARE + TCLK-ZERO	Minimum lead HS-0 drive period before starting clock	300	-	ns	Input
DSI-CLK+/-	TCLK-PRE	Time that the HS clock shall be driven prior to any associated data lane beginning the transition from LP to HS mode	8UI	-	ns	Input
DSI-CLK+/-	TEOT	Time form start of TCLK-TRAIL period to start of LP-11 state	-	105n s+12 UI	ns	Input

6.2 Reset input timing:



Reset Timing

Related Pins	Symbol	Parameter	MIN	MAX	Unit
RESX	TRW	Reset pulse duration	10	-	us
	TRT	Reset cancel	-	5 (Note 1, 5)	ms
				120 (Note 1, 6, 7)	ms

Reset Timing


Notes:

1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (t_{RT}) within 5 ms after a rising edge of RESX.
2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode.) and then return to Default condition for Hardware Reset.

4. Spike Rejection also applies during a valid reset pulse as shown below:



5. When Reset applied during Sleep In Mode.
6. When Reset applied during Sleep Out Mode.
7. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

7. LCD Module Out-Going Quality Level

7.1 VISUAL & FUNCTION INSPECTION STANDARD

7.1.1 Inspection conditions

Inspection performed under the following conditions is recommended.


Temperature : $25\pm 5^{\circ}\text{C}$

Humidity : $65\%\pm 10\%\text{RH}$


Viewing Angle : Normal viewing Angle.

Illumination: Single fluorescent lamp (300 to 700Lux)

Viewing distance:30-50cm



7.1.2 Definition



Zone A : Effective Viewing Area(Character or Digit can be seen)

Zone B : Viewing Area except Zone A

Zone C : Outside (Zone A+Zone B) which can not be seen after assembly by customer .)

Zone D : IC Bonding Area

Note:As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer

Part. No	ET034WV02-K	REV	V1.0	Page 20 of 28
----------	-------------	-----	------	---------------

7.1.3 Sampling Plan

According to GB/T 2828-2003 ; , normal inspection, Class II

AQL:

Major defect	Minor defect
0.65	1.5




LCD: Liquid Crystal Display , LCM: Liquid Crystal Module,

No	Items to be inspected	Criteria	Classification of defects
1	Functional defects	1) No display, Open or miss line 2) Display abnormally, Short 3) Backlight no lighting, abnormal lighting. etc...	Major
2	Missing	Missing components and etc...	
3	Outline dimension	Overall outline dimension beyond the drawing is not allowed, deformation and etc...	
4	Color tone	Color unevenness, refer to limited sample	Minor
5	Spot/Line defect	Light dot, Dim spot, (Note1) Polarizer Air Bubble, Polarizer accidented spot and etc.	
6	Soldering appearance	Good soldering , Peeling off is not allowed and etc.	
7	LCD/Polarizer	Black/White spot/line, scratch, crack, etc.	


Note1: a) Light dot: Dots appear bright and unchanged in size in which LCD panel is displaying under black pattern.

b) Dim dot: Dots appear dark and unchanged in size in which LCD panel is displaying under pure red, green, blue picture.

7.1.4 Criteria (Visual)

Number	Items	Criteria(mm)						
1.0 LCD Crack/Broken NOTE: X: Length Y: Width Z: Height L: Length of IT O, T: Height of LCD	(1) The edge of LCD broken	 <table><tr><td>X</td><td>Y</td><td>Z</td></tr><tr><td>≤3.0mm</td><td><Inner border line of the seal</td><td>≤T</td></tr></table>	X	Y	Z	≤3.0mm	<Inner border line of the seal	≤T
X	Y	Z						
≤3.0mm	<Inner border line of the seal	≤T						
	(2)LCD corner broken	 <table><tr><td>X</td><td>Y</td><td>Z</td></tr><tr><td>≤3.0mm</td><td>≤L</td><td>≤T</td></tr></table>	X	Y	Z	≤3.0mm	≤L	≤T
X	Y	Z						
≤3.0mm	≤L	≤T						
	(3) LCD crack	 Crack Not allowed						

Spot defect



$$\Phi = (X + Y) / 2$$

① light dot (black/white spot , pinhole, stain, etc.)

Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi \leq 0.15$	Ignore	Ignore	
$0.15 < \Phi \leq 0.25$	3(distance $\geq 10\text{mm}$)		
$0.25 < \Phi \leq 0.4$	2(distance $\geq 10\text{mm}$)		
$\Phi > 0.4$	0		

② Dim spot (light leakage, dent, dark spot, etc)

Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi \leq 0.15$	Ignore	Ignore	
$0.15 < \Phi \leq 0.25$	3(distance $\geq 10\text{mm}$)		
$0.25 < \Phi \leq 0.4$	2(distance $\geq 10\text{mm}$)		
$\Phi > 0.4$	0		

③ Polarizer accidented spot

Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi \leq 0.2$	Ignore		Ignore
$0.2 < \Phi \leq 0.5$	2(distance $\geq 10\text{mm}$)		
$\Phi > 0.5$	0		

④ Polarizer Bubble

Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi \leq 0.2$	Ignore		Ignore
$0.2 < \Phi \leq 0.4$	3(distance $\geq 10\text{mm}$)		
$\Phi > 0.4$	0		

3.0 LCD Pixel defect

Pixel bad points

Item	Zone A	Acceptable Qt
Bright dot	Random	$N \leq 2$
	2 dots adjacent	$N \leq 0$
	3 dots adjacent	$N \leq 0$
Dark dot	Random	$N \leq 2$
	2 dots adjacent	$N \leq 0$
	3 dots adjacent	$N \leq 0$
Distance	1. Minimum Distance Between Bright dots. 2. Minimum Distance Between dark dots 3. Minimum Distance Between dark and bright dot.	5mm
Total bright and dark dot		$N \leq 4$

Note:

A) Bright dot: Dots appear bright and unchanged in size in which LCD panel is displaying under black pattern.


B) Dark dot: Dots appear dark and unchanged in size in which LCD panel is displaying under pure red, green, blue picture.

C) 2 dot adjacent = 1 pair = 2 dots

Picture:




2 dot adjacent



2 dot adjacent



2 dot adjacent (vertical)



2 dot adjacent (slant)

4.0	Line defect (LCD /Polarizer backlight black/white line, scratches, stain)  W: width, L : length N : Count	Width(mm)	Length(m)	Acceptable Qty		
				A	B	C
		$\Phi \leq 0.05$	Ignore	Ignore		Ignore
		$0.05 < W \leq 0.06$	$L \leq 4.0$	$N \leq 3$		
		$0.06 < W \leq 0.08$	$L \leq 3.0$	$N \leq 2$		
$W > 0.08$	Define as spot defect					
5.0	Electronic Components SMT.	Not allow missing parts, solderless connection, cold solder joint, mismatch, The positive and negative polarity opposite				
6.0	Display color& Brightness.	1. Color: Measuring the color coordinates, The measurement standard according to the datasheet or samples. 2. Brightness: Measuring the brightness of White screen, The measurement standard according to the datasheet or Samples.				
7.0	LCD Mura/Waving/ Hot spot	Not visible through 5% ND filter in 50% gray or judge by limit sample if necessary.				

Criteria (functional items)

Number	Items	Criteria (mm)
1	No display	Not allowed
2	Missing segment	Not allowed
3	Short	Not allowed
4	Backlight no lighting	Not allowed

8. Reliability Test Result

Item	Condition	Inspection after test
High Temperature Operating	75°C,96H	Inspection after 2~4hours storage at room temperature, the sample shall be free from defects: 1.Air bubble in the LCD; 2.Non-display; 3.Missing segments/line; 4.Glass crack; 5.Current IDD is twice higher than initial value.
Low Temperature Operating	-20°C, 96HR	
High Temperature Storage	80°C, 96HR	
Low Temperature Storage	-30°C, 96HR	
High Temperature & High Humidity Operating	+60°C, 90% RH ,96 hours.	
Thermal Shock (Non-operation)	-30°C,30 min ↔ +80°C,30 min, Change time:5min 20CYC.	
ESD test	C=150pF, R=330,5points/panel Air:±8KV, 5times; Contact:±6KV, 5 times; (Environment: 15°C~35°C, 30%~60%).	
Vibration (Non-operation)	Frequency range:10~55Hz, Stroke:1.5mm Sweep:10Hz~55Hz~10Hz 2 hours for each direction of X.Y.Z. (6 hours for total) (Package condition).	
Box Drop Test	1 Corner 3 Edges 6 faces,80cm(MEDIUM BOX)	

Remark:

- 1.The test samples should be applied to only one test item.
- 2.Sample size for each test item is 5~10pcs.
- 3.For Damp Proof Test, Pure water(Resistance > 10MΩ) should be used.
- 4.In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judged as a good part.
- 5.Failure Judgment Criterion: Basic Specification, Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.
6. The color fading mura of polarizing filter should not care.

9. Cautions and Handling Precautions

9.1 Handling and Operating the Module

(1) When the module is assembled, it should be attached to the system firmly.

Do not warp or twist the module during assembly work.

(2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.

(3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.

(4) Do not allow drops of water or chemicals to remain on the display surface.

If you have the droplets for a long time, staining and discoloration may occur.

(5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.

(6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.

Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.

(7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.

(8) Protect the module from static; it may cause damage to the CMOS ICs.

(9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.

(10) Do not disassemble the module.

(11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.

(12) Pins of I/F connector shall not be touched directly with bare hands.

(13) Do not connect, disconnect the module in the "Power ON" condition.

9.2 Storage and Transportation.

(1) Do not leave the panel in high temperature, and high humidity for a long time.

It is highly recommended to store the module with temperature from 0 to 35 °C and relative humidity of less than 70%

(2) Do not store the TFT-LCD module in direct sunlight.

(3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.

(4) It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module.

In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.

(5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.

Part. No	ET034WV02-K	REV	V1.0	Page 27 of 28
----------	-------------	-----	------	---------------

10. Packing

---TBD-----

Part. No	ET034WV02-K	REV	V1.0	Page 28 of 28
----------	-------------	-----	------	---------------