

INDUSTRIAL STRENGTH... Start Your Application From YOURITECH

Integration support

Obsolescence Management

Embedded Systems

Human Machine Interface

Touch Solutions

Software

Quality Management

Open Frame Monitors

LCD Controller

Firmware

Research & Development

EMC tests

on-site service

Optical Bonding

In-house Manufacturing

Cover glass

System solutions

Custom Display

OEM Solutions

Production Custom designs Installation

PCAP

Mechanical design



SPECIFICATION FOR LCM+CTP Module YOURITECH TECHNOLOGY

MODULE:	ET035HV25-KT V.1
CUSTOMER:	

YOURITECH	INITIAL	DATE
PREPARED BY		
CHECKED BY		
APPROVED BY		

CUSTOMER	INITIAL	DATE
APPROVED BY		



[illegible]

Contents

1. Block Diagram	6
2. Outline dimension	7
3. Input terminal Pin Assignment	8
3.1 TFT	8
3.2 CTP	9
4. LCD Optical Characteristics	10
4.1 Optical specification	10
4.2 Measuring Condition	10
4.3 Measuring Equipment	10
5. Electrical Characteristics	13
5.1 Absolute Maximum Rating (Ta=25 VSS=0V)	13
5.2 DC Electrical Characteristics	13
5.3 LED Backlight Characteristics	14
6. TFT AC Characteristic	16
6.1 DBI Type B Timing Characteristics	16
6.2 DBI Type C Option 1 (3-Line SPI System) Timing Characteristics	18
6.3 DBI Type C Option 3 (4-Line SPI System) Timing Characteristics	19
6.4 DPI (Display Parallel 16-/18-/24-bit interface) Timing Characteristics	20
6.5 Reset Timing	21
7. CTP Specification	23
7.1 Electrical Characteristics	23
7.1.1 Absolute Maximum Rating	23
7.1.2 DC Electrical Characteristics (Ta=25°C)	23
7.2 CTP AC Characteristics	24
7.2.1 I2C Interface	24
8. LCD Module Out-Going Quality Level	26
8.1 VISUAL & FUNCTION INSPECTION STANDARD	26
8.1.1 Inspection conditions	26
8.1.2 Definition	26
8.1.3 Sampling Plan	27
8.1.4 Criteria (Visual)	28



9. Reliability Test Result	33
10. Cautions and Handling Precautions.....	34
10.1 Handling and Operating the Module	34
10.2 Storage and Transportation.....	34
11. Packing.....	35



* Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amorphous silicon TFT as a switching device. This model is composed of a Transmissive type TFT-LCD Panel, driver circuit, back-light unit. The resolution of a 3.5'TFT-LCD contains 320x480 pixels, and can display up to 65K/262K/16.7M colors.

* Features

- Low Input Voltage: 3.3V(TYP)
- Display Colors of TFT LCD: 65K/262K/16.7M colors
- TFT Interface: 8/9/16/18/24 BIT MCU
3/4-line SPI+16/18/24 BIT RGB
3-line/4-line Serial Interface
- CTP Interface: I2C


General Information Items	Specification	Unit	Note
	Main Panel		
Display area(AA)	48.96(H)*73.44(V) (3.5inch)	mm	-
CTP View area	49.56(H)*74.06(V)	mm	-
Driver element	TFT active matrix	-	-
Display colors	65K/262K/16.7M	colors	-
Number of pixels	320(RGB)*480	dots	-
TFT Pixel arrangement	RGB vertical stripe	-	-
Pixel pitch	0.153(H) x 0.153(V)	mm	-
Viewing angle	6:00	o'clock	-
TFT Controller IC	ILI9488	-	-
CTP Driver IC	FT6336G	--	--
Bonding Type	Tape Bonding	--	--
Display mode	Transmissive/Normally White	-	-
Touch mode	Single point and Gestures	-	-
Operating temperature	-20~+70	℃	-
Storage temperature	-30~+80	℃	-

* Mechanical Information


Item		Min.	Typ.	Max.	Unit	Note
Module size	Horizontal(H)		55.50		mm	-
	Vertical(V)		84.96		mm	-
	Depth(D)		3.75		mm	-
Weight			TBD		g	-



1. Block Diagram



2. Outline dimension



3. Input terminal Pin Assignment

3.1 TFT

NO.	SYMBOL	DISCRIPTION	I/O
1	GND	Ground.	P
2	LEDA	Anode pin of backlight	P
3	LEDK	Cathode pin OF backlight	P
4	NC	--	--
5	CSX	Chip select input pin ("Low" enable). fix this pin at IOVCC or GND when not in use.	I
6	DCX	Display data/command selection pin	I
7	WR(SPI-SCL)	DBI Type B: WRX pin, serves as a write signal DBI Type C: SCL pin as Serial Clock when operates in the serial interface	I
8	RDX	Serves as a read signal and MCU read data at the rising edge. fix this pin at IOVCC or GND when not in use.	I
9	SDA	Serial input signal. The data is applied on the rising edge of the SCL signal. If not used, fix this pin at IOVCC or GND.	I/O
10	SDO	Serial data output pin in serial bus system interface. If not used, please open this pin.	O
11-34	DB0-DB23	24-bit parallel bi-directional data bus for MCU system and RGB interface mode . Fix to GND level when not in use	I/O
35	DE	Data enable signal for RGB interface operation. fix this pin at IOVCC or GND when not in use.	I
36	PCLK	Dot clock signal for RGB interface operation Fix this pin at IOVCC or GND when not in use.	I
37	HSYNC	Line synchronizing signal for RGB interface operation. fix this pin at IOVCC or GND when not in use	I
38	VSYNC	Frame synchronizing signal for RGB interface operation. fix this pin at IOVCC or GND when not in use.	I
39	RESX	This signal will reset the device and must be applied to properly initialize the chip.	I
40	IM2	MPU Parallel interface bus and serial interface select If use RGB	I



41	IM1	Interface must select serial interface. Fix this pin at IOVCC and GND.	I
42	IM0		I
43	VCI	Supply voltage(3.3V).	P
44	VCI		
45	IOVCC	Supply voltage For IO(1.8-3.3V)	P
46	IOVCC		
47	YU	Touch panel Top Film Terminal	A/D
48	XL	Touch panel LIFT Glass Terminal	A/D
49	YD	Touch panel Bottom Film Terminal	A/D
50	XR	Touch panel Right Glass Terminal	A/D
51	GND	Ground.	P

3.2 CTP

NO.	SYMBOL	DISCRIPTION	I/O
1	GND	Ground.	P
2	VDDIO	I/O power supply voltage.	P
3	VDD	Supply voltage.	P
4	SCL	I2C clock input.	I
5	SDA	I2C data input and output	I/O
6	INT	External interrupt to the host.	I
7	RST	External Reset, Low is active.	I
8	GND	Ground.	P



4. LCD Optical Characteristics

4.1 Optical specification

Item		Symbol	Condition	Min.	Typ.	Max.	Unit.	Note
Contrast Ratio		CR	$\Theta=0$	560	700			(1)(2)
Response time		T _R +T _F		--	20	40	msec	(1)(3)
Color gamut		S(%)		--	60	--	%	
Color Filter Chromaticity	White	W _X		0.267	0.307	0.347		(1)(4)
		W _Y		0.287	0.327	0.367		
	Red	R _X		0.584	0.624	0.664		
		R _Y		0.291	0.331	0.371		
	Green	G _X		0.256	0.296	0.336		
		G _Y		0.537	0.577	0.617		
	Blue	B _X		0.103	0.143	0.183		
		B _Y		0.069	0.109	0.149		
Viewing angle	Hor.	Θ_L	CR>10	--	70	--		(1)(4)
		Θ_R		--	70	--		
	Ver.	Θ_U		--	50	--		
		Θ_D		--	70	--		
Option View Direction		6 o'clock						

4.2 Measuring Condition


- Measuring surrounding: dark room
- Ambient temperature: $25\pm 2^{\circ}\text{C}$
- 15min. warm-up time.

4.3 Measuring Equipment



- FPM520 of Westar Display technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics.

Note (1) Definition of Viewing Angle:




Note (2) Definition of Contrast Ratio (CR) :
measured at the center point of panel


$$CR = \frac{\text{Luminance with all pixels white}}{\text{Luminance with all pixels black}}$$



Note (3) Definition of Response Time : Sum of T_R and T_F



Note (4) Definition of optical measurement setup



5. Electrical Characteristics

5.1 Absolute Maximum Rating (Ta=25 VSS=0V)

Characteristics	Symbol	Min.	Max.	Unit
Digital Supply Voltage	VCI	-0.3	4.6	V
Digital interface supply Voltage	IOVCC	-0.3	4.6	V
Operating temperature	T _{OP}	-20	+70	°C
Storage temperature	T _{ST}	-30	+80	°C

5.2 DC Electrical Characteristics

Characteristics	Symbol	Min.	Typ.	Max.	Unit	Note
Digital Supply Voltage	VCI	3.0	3.3	3.6	V	
Digital interface supply Voltage	IOVCC	1.65	1.8	3.3	V	
Normal mode Current consumption	IDD	--	8	--	mA	
Level input voltage	V _{IH}	0.7V _{DDIO}	--	V _{DDIO}	V	
	V _{IL}	GND	--	0.3V _{DDIO}	V	
Level output voltage	V _{OH}	0.8V _{DDIO}	--	V _{DDIO}	V	
	V _{OL}	GND	--	0.2V _{DDIO}	V	




5.3 LED Backlight Characteristics

The back-light system is edge-lighting type with 6 chips White LED

Item	Symbol	Min.	Typ.	Max.	Unit	Note
Forward Current	I_F	15	20	--	mA	
Forward Voltage	V_F	--	19.2	--	V	
LCM Luminance	L_v	350	400	--	cd/m ²	If=20mA
LED life time	Hr	50000	--	--	Hour	Note1,2
Uniformity	AVg	80	--	--	%	

Note (1) LED life time (Hr) can be defined as the time in which it continues to operate under the condition: $T_a=25\pm3\text{ }^{\circ}\text{C}$, typical IL value indicated in the above table until the brightness becomes less than 50%.


Note (2) The "LED life time" is defined as the module brightness decrease to 50% original brightness at $T_a=25^{\circ}\text{C}$ and $I_L=20\text{mA}$. The LED lifetime could be decreased if operating I_L is larger than 20mA. The constant current driving method is suggested.



LED(B/L) CIRCUIT



NOTE 3: Luminance Uniformity of these 9 points is defined as below:




$$\text{Uniformity} = \frac{\text{minimum luminance in 9 points (1-9)}}{\text{maximum luminance in 9 points (1-9)}}$$

$$\text{Luminance} = \frac{\text{Total Luminance of 9 points}}{9}$$



6. TFT AC Characteristic

6.1 DBI Type B Timing Characteristics



	Symbol	Parameter	Spec		Unit.	Description
			Min.	Max.		
DCX	t_{ast}	Address setup time	0	--	ms	
	t_{ahat}	Address hold time (Write/Read)	0	--	us	
CSX	t_{chw}	CSX "H" pulse width	0	--	ns	
	t_{cs}	Chip Select setup time (Write)	15	--	%	
	t_{rcs}	Chip Select setup time (Read ID)	45	--	ns	
	t_{rcsfm}	Chip Select setup time (Read FM)	355	--	ns	
	t_{csf}	Chip Select Wait time (Write/Read)	0	--	ns	
WRX	t_{wc}	Write cycle	40	--	ns	
	t_{wrh}	Write Control pulse H duration	15	--	ns	
	t_{wrl}	Write Control pulse L duration	15	--	ns	
RDX(FM)	t_{rcfm}	Read Cycle (FM)	450	--	ns	When read from Frame Memory
	t_{rdhfm}	Read Control H duration (FM)	90	--	ns	
	t_{rdlfm}	Read Control L duration (FM)	355	--	ns	
RDX(ID)	t_{rc}	Read cycle (ID)	160	--	ns	When read ID data




	t_{rdh}	Read Control pulse H duration	90	--	ns	
	t_{rdl}	Read Control pulse L duration	45	--	ns	
DB[23:0],	t_{dst}	Write data setup time	10	--	ns	For maximum, CL=30pF For minimum, CL=8pF
DB[17:0],	t_{dht}	Write data hold time	10	--	ns	
DB[15:0],	t_{rat}	Read access time	--	40	ns	
DB [8:0],	t_{ratfm}	Read access time	--	340	ns	
DB [7:0]	t_{rod}	Read output disable time	20	80	ns	


Note: 1. $T_a = -30$ to 70°C , $IOVCC = 1.65\text{V}$ to 3.3V , $VCI = 2.5\text{V}$ to 3.3V , $AGND = DGND = 0\text{V}$

2. Logic high and low levels are specified as 30% and 70% of $IOVCC$ for input signals.


3. Input signal rising time and falling time.:




4. The CSX timing:



5. The Write to Read or the Read to Write timing:




6.2 DBI Type C Option 1 (3-Line SPI System) Timing Characteristics




Signal	Symbol	Parameter	Spec		Unit.	Description
			Min.	Max.		
CSX	t_{sc}	SCL-CSX	15	--	ns	
	t_{chwh}	CSX H Pulse Width	40	--	ns	
	t_{css}	Chip select time (Write)	60	--	ns	
	t_{csh}	Chip select hold time (Read)	65			
SCL	t_{wc}	Serial clock cycle (Write)	66	--	ns	
	t_{wrhf}	SCL H pulse width (Write)	15	--	ns	
	t_{wrl}	SCL L pulse width (Write)	15	--	ns	
	t_{rc}	Serial clock cycle (Read)	150	--	ns	
	t_{rdh}	SCL H pulse width (Read)	60	--	ns	
	t_{rdl}	SCL L pulse width (Read)	60	--	ns	
SDA (Input)	t_{ds}	Read cycle (ID)	10	--	ns	
	t_{dh}	Read Control pulse H duration	10	--	ns	
SDA/SDO (Output)	t_{acc}	Write data setup time	10	50	ns	For maximum CL=30pF
	t_{od}	Write data hold time	15	50	ns	

NOTES: $T_a = -30$ to 70 °C, $IOVCC = 1.65V$ to $3.6V$, $VCI = 2.5V$ to $3.6V$, $AGND = DGND = 0V$, $T = 10 \pm 0.5ns$



6.3 DBI Type C Option 3 (4-Line SPI System) Timing Characteristics




Signal	Symbol	Parameter	Spec		Unit.	Description
			Min.	Max.		
CSX	t_{css}	Chip select time (Write)	15	--	ns	
	t_{csh}	Chip select hold time (Read)	15	--	ns	
	t_{chw}	CS H pulse width	40	--	ns	
SCL	t_{wc}	Serial clock cycle (Write)	50	--	ns	
	t_{wrhf}	SCL H pulse width (Write)	10	--	ns	
	t_{wrl}	SCL L pulse width (Write)	10	--	ns	
	t_{rc}	Serial clock cycle (Read)	150	--	ns	
	t_{rdh}	SCL H pulse width (Read)	60	--	ns	
	t_{rdl}	SCL L pulse width (Read)	60	--	ns	
D/CX	t_{as}	D/CX setup time	10	--	ns	
	t_{ah}	D/CX hold time (Write/Read)	10	--	ns	
SDA (Input)	t_{ds}	Read cycle (ID)	10	--	ns	
	t_{dh}	Read Control pulse H duration	10	--	ns	
SDA/SDO (Output)	t_{acc}	Write data setup time	10	50	ns	For maximum CL=30pF
	t_{od}	Write data hold time	15	50	ns	For minimum CL=8pF

1. $T_a = -30$ to 70 °C, $IOVCC = 1.65V$ to $3.3V$, $VCI = 2.5V$ to $3.3V$, $AGND = DGND = 0V$, $T = 10+/-0.5ns$.

2. Does not include signal rising and falling times.




6.4 DPI (Display Parallel 16-/18-/24-bit interface) Timing Characteristics



Signal	Symbol	Parameter	Spec		Unit.	Description
			Min.	Max.		
VSYNC/ HSYNC	t_{SYNCS}	VSYNC/HSYNC setup time	15	--	ns	16-/18-/24-bit bus RGB interface mode
	t_{SYNCH}	VSYNC/HSYNC hold time	15	--	ns	
ENABLE	t_{ENS}	ENABLE setup time	15	--	ns	
	t_{ENH}	ENABLE hold time	15	--	ns	
DB[23:0]	t_{POS}	Data setup time	15	--	ns	
	t_{POH}	Data hold time	15	--	ns	
DOTCLK	$PWDH$	DOTCLK high-level period	20	--	ns	
	$PWDL$	DOTCLK low-level period	20	--	ns	
	t_{CYCD}	DOTCLK cycle time	50	--	ns	
	t_{rgbr}, t_{rgbr}	DOTCLK, HSYNC, VSYNC rise/fall time	--	15	ns	

NOTES: $T_a = -30$ to 70 °C, $IOVCC = 1.65V$ to $3.6V$, $VCI = 2.5V$ to $3.6V$, $AGND = DGND = 0V$, $T = 10+/-0.5ns$



6.5 Reset Timing




Table 39: Reset Timing

Signal	Symbol	Parameter	Min	Max	Unit
RESX	tRW	Reset pulse duration	10		uS
	tRT	Reset cancel		5 (note 1,5)	mS
				120 (note 1,6,7)	mS


Notes:

- The reset cancel also includes the required time for loading ID bytes, VCOM setting and other settings from the EEPROM to registers. After a rising edge of RESX, this loading is done within 5 ms after the H/W reset cancel (tRT).
- According to the Table 40, a spike due to an electrostatic discharge on the RESX line does not cause irregular system reset.

Table 40: Reset Description

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

- During the Reset period, the display will be blanked (When Reset starts in the Sleep Out mode, the display will enter the blanking sequence in at least 120 ms. The display remains the blank state in the Sleep In mode.) and then return to the default condition for the Hardware Reset.
- Spike Rejection can also be applied during a valid reset pulse, as shown below:



5. When Reset is applied during the Sleep In Mode.
6. When Reset is applied during the Sleep Out Mode.
7. It is necessary to wait 5msec after releasing RESX before sending commands. The Sleep Out command also cannot be sent in 120msec.



7. CTP Specification

7.1 Electrical Characteristics

7.1.1 Absolute Maximum Rating

Item	Symbol	Min.	Max.	Unit	Note
Power Supply Voltage	VDD	-0.3	3.6	V	1
I/O Digital Voltage	VDDIO	1.8	3.6	V	1
Operating temperature	T _{OP}	-20	+70	°C	-
Storage temperature	T _{ST}	-30	+80	°C	-

NOTES:

- If used beyond the absolute maximum ratings, FT6336G may be permanently damaged. It is strongly recommended that the device be used within the electrical characteristics in normal operations. If exposed to the condition not within the electrical characteristics, it may affect the reliability of the device.

7.1.2 DC Electrical Characteristics (Ta=25°C)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Digital supply voltage	VDD		2.8	3.3	3.6	V	
I/O Digital supply voltage	VDDIO		1.8	3.3	3.6	V	
Normal operation mode Current consumption	I _{opr}	VDD=2.8V Ta=25°C MCLK= 17.5Mhz	-	4	-	mA	
Monitor mode Current consumption	I _{mon}		-	1.5	-	mA	
Sleep mode Current consumption	I _{slp}			50		uA	
Level input voltage	V _{IH}		0.7V _{DDIO}	-	V _{DDIO}	V	
	V _{IL}		-0.3	-	0.3V _{DDIO}	V	
Level output voltage	V _{OH}	I _{OH} =-0.1mA	0.7V _{DDIO}	-	-	V	
	V _{OL}	I _{OH} =0.1mA	-	-	0.3V _{DDIO}	V	



7.2 CTP AC Characteristics

Table 4-1 AC Characteristics of Oscillators

Item	Symbol	Test Condition	Min	Typ.	Max	Unit	Note
OSC clock 1	fosc1	VDDA= 2.8V; Ta=25℃	34.65	35	35.35	MHz	

Table 4-2 AC Characteristics of sensor

Item	Symbol	Test Condition	Min	Typ.	Max	Unit	Note
Sensor acceptable clock	ftx	VDDA= 2.8V; Ta=25℃	0	100	300	KHz	
Sensor output rise time	Ttxr	VDDA= 2.8V; Ta=25℃	-	100	-	nS	
Sensor output fall time	Ttxf	VDDA= 2.8V; Ta=25℃	-	80	-	nS	
Sensor input voltage	Trxi	VDDA= 2.8V; Ta=25℃	-	5	-	V	

7.2.1 I2C Interface

The I2C is always configured in the Slave mode. The data transfer format is shown in Figure4-1:




Figure 4-1 I2C Serial Data Transfer Format




Figure 4-2 I2C master write, slave read






Figure 4-3 I2C master read, slave write

Table4-3 lists the meanings of the mnemonics used in the above figures.

Table 4-3 Mnemonics Description

Mnemonics	Description
S	I2C Start or I2C Restart
A[6:0]	Slave address
R/W	READ/WRITE bit, '1' for read, '0' for write
A(N)	ACK(NACK)
P	STOP: the indication of the end of a packet (if this bit is missing, S will indicate the end of the current packet and the beginning of the next packet)

I2C Slave address is 0x38.

I2C Interface Timing Characteristics is shown in Table4-4.

Table 4-4 I2C Timing Characteristics

Parameter	Min	Max	Unit
SCL frequency	10	400	KHz
Bus free time between a STOP and START condition	4.7	\	us
Hold time (repeated) START condition	4.0	\	us
Data setup time	250	\	ns
Setup time for a repeated START condition	4.7	\	us
Setup Time for STOP condition	4.0	\	us



8. LCD Module Out-Going Quality Level

8.1 VISUAL & FUNCTION INSPECTION STANDARD

8.1.1 Inspection conditions

Inspection performed under the following conditions is recommended.


Temperature : $25 \pm 5^{\circ}\text{C}$

Humidity : $65\% \pm 10\% \text{RH}$


Viewing Angle : Normal viewing Angle.

Illumination: Single fluorescent lamp (300 to 700Lux)

Viewing distance: 30-50cm



8.1.2 Definition



Zone A : Effective Viewing Area(Character or Digit can be seen)

Zone B : Viewing Area except Zone A

Zone C Cover (Zone A+Zone B) which can not be seen after assembly by customer .)

Zone D : IC Bonding Area

Note:

As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer



8.1.3 Sampling Plan

According to GB/T 2828-2003 ; , normal inspection, Class II

AQL:




Major defect	Minor defect
0.65	1.5

LCD: Liquid Crystal Display , TP: Touch Panel , LCM: Liquid Crystal Module

No	Items to be inspected	Criteria	Classification of defects
1	Functional defects	1) No display, Open or miss line 2) Display abnormally, Short 3) Backlight no lighting, abnormal lighting. 4) TP no function	Major
2	Missing	Missing component	
3	Outline dimension	Overall outline dimension beyond the drawing is not allowed	
4	Color tone	Color unevenness, refer to limited sample	Minor
5	Spot Line defect	Light dot , Dim spot , Polarizer Bubble ; Polarizer accidented spot.	
6	Soldering appearance	Good soldering , Peeling off is not allowed.	
7	LCD/Polarizer/TP	Black/White spot/line, scratch, crack, etc.	




8.1.4 Criteria (Visual)

Number	Items	Criteria(mm)						
1.0 LCD Crack/Broken NOTE: X: Length Y: Width Z: Height L: Length of ITO, T: Height of LCD	(1) The edge of LCD broken	 <table><tr><td>X</td><td>Y</td><td>Z</td></tr><tr><td>≤3.0mm</td><td><Inner border line of the seal</td><td>≤T</td></tr></table>	X	Y	Z	≤3.0mm	<Inner border line of the seal	≤T
	X	Y	Z					
	≤3.0mm	<Inner border line of the seal	≤T					
(2)LCD corner broken	 <table><tr><td>X</td><td>Y</td><td>Z</td></tr><tr><td>≤3.0mm</td><td>≤L</td><td>≤T</td></tr></table>	X	Y	Z	≤3.0mm	≤L	≤T	
X	Y	Z						
≤3.0mm	≤L	≤T						
(3) LCD crack	 Crack Not allowed							



2.0

Spot defect



Φ=(X+Y)/2

① light dot (LCD/TP/Polarizer black/white spot , light dot, pinhole, dent, stain)

Zone Size (mm)	Acceptable Qty		
	A	B	C
Φ≤0.10	Ignore		
0.10<Φ≤0.25	3(distance ≥ 10mm)		
0.25<Φ≤0.3	2		
Φ>0.35	0		

②Dim spot (LCD/TP/Polarizer dim dot, light leakage、dark spot)

Zone Size (mm)	Acceptable Qty		
	A	B	C
Φ≤0.1	Ignore		
0.10<Φ≤0.25	3(distance ≥ 10mm)		
0.25<Φ≤0.3	2		
Φ>0.35	0		

③ Polarizer accidented spot

Zone Size (mm)	Acceptable Qty		
	A	B	C
Φ≤0.2	Ignore		
0.3<Φ≤0.5	2(distance ≥ 10mm)		
Φ>0.5	0		

④Pixel bad points (light dot, Dim dot, color dot)

Zone Size (mm)	Acceptable Qty		
	A	B	C
Φ≤0.1	Ignore		
0.15<Φ≤0.25	2(distance ≥ 10mm)		
Φ>0.3	0		

⑤ Polarizer Bubble

Zone Size (mm)	Acceptable Qty		
	A	B	C
Φ≤0.2	Ignore		
0.3<Φ≤0.4	3(distance ≥ 10mm)		
0.5<Φ≤0.6	2		
0.6<Φ	0		



3.0	Line defect (LCD/TP /Polarizer backlight black/white line, scratch, stain)	Width(mm)	Length(m m)	Acceptable Qty		
				A	B	C
		$\Phi \leq 0.05$	Ignore	Ignore		Ignore
		$0.05 < W \leq 0.06$	$L \leq 4.0$	$N \leq 3$		
		$0.07 < W \leq 0.08$	$L \leq 3.0$	$N \leq 2$		
$0.08 < W$	Define as spot defect					



4.0	Electronic Comp onents SMT	Not allow missing parts, solderless connection, cold solder joint, mis match, The positive and negative polarity opposite
-----	-------------------------------	--

5.0	Display color& B rightness	1. Color: Measuring the color coordinates, The measurement standar d according to the datasheet or samples. 2. Brightness: Measuring the brightness of White screen, The meas urement standard according to the datasheet or Samples.
-----	-------------------------------	--

6.0	LCD Mura	By 5% ND filter invisible.
-----	----------	----------------------------

7.0	CTP Related	CTP Cover sensor accidented black/white spot	<table><tr><td rowspan="2">Size Φ(mm)</td><td colspan="3">Acceptable Qty</td></tr><tr><td>A</td><td>B</td><td>C</td></tr><tr><td>$\Phi\leq0.1$</td><td colspan="2">Ignore</td><td rowspan="4">Ignore</td></tr><tr><td>$0.1<\Phi\leq0.2$</td><td colspan="2">3 (distance≥ 10mm)</td></tr><tr><td>$0.20<\Phi\leq0.25$</td><td colspan="2">2</td></tr><tr><td>$\Phi > 0.3$</td><td colspan="2">0</td></tr></table>				Size Φ (mm)	Acceptable Qty			A	B	C	$\Phi\leq0.1$	Ignore		Ignore	$0.1<\Phi\leq0.2$	3 (distance ≥ 10 mm)		$0.20<\Phi\leq0.25$	2		$\Phi > 0.3$	0									
			Size Φ (mm)	Acceptable Qty																														
				A	B	C																												
			$\Phi\leq0.1$	Ignore		Ignore																												
			$0.1<\Phi\leq0.2$	3 (distance ≥ 10 mm)																														
			$0.20<\Phi\leq0.25$	2																														
		$\Phi > 0.3$	0																															
		CTP Cover scratch	<table><tr><td rowspan="2">Width(mm)</td><td rowspan="2">Ignore(mm)</td><td colspan="3">Acceptable Qty</td></tr><tr><td>A</td><td>B</td><td>C</td></tr><tr><td>$\Phi\leq0.05$</td><td>Ignore</td><td colspan="3">Ignore</td></tr><tr><td>$0.05<W\leq0.06$</td><td>$L\leq4.0$</td><td colspan="3">$N\leq3$</td></tr><tr><td>$0.07<W\leq0.08$</td><td>$L\leq3.0$</td><td colspan="3">$N\leq2$</td></tr><tr><td>$0.08<W$</td><td colspan="3">Define as spot defect</td></tr></table>				Width(mm)	Ignore(mm)	Acceptable Qty			A	B	C	$\Phi\leq0.05$	Ignore	Ignore			$0.05<W\leq0.06$	$L\leq4.0$	$N\leq3$			$0.07<W\leq0.08$	$L\leq3.0$	$N\leq2$			$0.08<W$	Define as spot defect			
			Width(mm)	Ignore(mm)	Acceptable Qty																													
					A	B	C																											
			$\Phi\leq0.05$	Ignore	Ignore																													
			$0.05<W\leq0.06$	$L\leq4.0$	$N\leq3$																													
$0.07<W\leq0.08$	$L\leq3.0$		$N\leq2$																															
$0.08<W$	Define as spot defect																																	



		CTP Cover Pinhole/ Lack of ink	<table><tr><td rowspan="2"> Zone Size (mm) </td><td colspan="2">Acceptable Qty</td></tr><tr><td colspan="2">C</td></tr><tr><td>$\Phi \leq 0.1$</td><td colspan="2">Ignore</td></tr><tr><td>$0.1 < \Phi \leq 0.2$</td><td colspan="2">3(distance $\geq 10\text{mm}$)</td></tr><tr><td>$0.25 < \Phi \leq 0.3$</td><td colspan="2">2</td></tr><tr><td>$\Phi > 0.35$</td><td colspan="2">0</td></tr></table>	Zone Size (mm)	Acceptable Qty		C		$\Phi \leq 0.1$	Ignore		$0.1 < \Phi \leq 0.2$	3(distance $\geq 10\text{mm}$)		$0.25 < \Phi \leq 0.3$	2		$\Phi > 0.35$	0	
			Zone Size (mm)		Acceptable Qty															
				C																
			$\Phi \leq 0.1$	Ignore																
$0.1 < \Phi \leq 0.2$	3(distance $\geq 10\text{mm}$)																			
$0.25 < \Phi \leq 0.3$	2																			
$\Phi > 0.35$	0																			
CTP Bonding bubble/ accident spot			<table><tr><td rowspan="2">Size $\Phi(\text{mm})$</td><td colspan="2">Acceptable Qty</td></tr><tr><td>A</td><td>B</td></tr><tr><td>$\Phi \leq 0.1$</td><td colspan="2">Ignore</td></tr><tr><td>$0.15 < \Phi \leq 0.2$</td><td colspan="2">3(distance $\geq 10\text{mm}$)</td></tr><tr><td>$0.2 < \Phi \leq 0.25$</td><td colspan="2">2</td></tr><tr><td>$\Phi > 0.25$</td><td colspan="2">0</td></tr></table>	Size $\Phi(\text{mm})$	Acceptable Qty		A	B	$\Phi \leq 0.1$	Ignore		$0.15 < \Phi \leq 0.2$	3(distance $\geq 10\text{mm}$)		$0.2 < \Phi \leq 0.25$	2		$\Phi > 0.25$	0	
			Size $\Phi(\text{mm})$		Acceptable Qty															
				A	B															
			$\Phi \leq 0.1$	Ignore																
			$0.15 < \Phi \leq 0.2$	3(distance $\geq 10\text{mm}$)																
			$0.2 < \Phi \leq 0.25$	2																
$\Phi > 0.25$	0																			
Assembly deflection	beyond the edge of backlight $\leq 0.2\text{mm}$																			
TP cover broken X : length Y : width Z : height	<table><tr><td>X</td><td>Y</td><td>Z</td></tr><tr><td>$X \leq 0.5\text{mm}$</td><td>$Y \leq 0.5\text{mm}$</td><td>$Z < \text{cover thickness}$</td></tr></table> * Circuitry broken is not allowed.	X	Y	Z	$X \leq 0.5\text{mm}$	$Y \leq 0.5\text{mm}$	$Z < \text{cover thickness}$													
		X	Y	Z																
$X \leq 0.5\text{mm}$	$Y \leq 0.5\text{mm}$	$Z < \text{cover thickness}$																		
TP cover broken X : length Y : width Z : height	<table><tr><td>X</td><td>Y</td><td>Z</td></tr><tr><td>$X \leq 0.3\text{mm}$</td><td>$Y \leq 0.3\text{mm}$</td><td>$Z < \text{LCD thickness}$</td></tr></table> * Circuitry broken is not allowed.	X	Y	Z	$X \leq 0.3\text{mm}$	$Y \leq 0.3\text{mm}$	$Z < \text{LCD thickness}$													
		X	Y	Z																
$X \leq 0.3\text{mm}$	$Y \leq 0.3\text{mm}$	$Z < \text{LCD thickness}$																		

Criteria (functional items)



Number	Items	Criteria (mm)
1	No display	Not allowed
2	Missing segment	Not allowed
3	Short	Not allowed
4	Backlight no lighting	Not allowed
5	TP no function	Not allowed



9. Reliability Test Result

Item	Condition	Inspection after test
High Temperature Operating	70℃,96H	Inspection after 2~4hours storage at room temperature, the sample shall be free from defects: 1.Air bubble in the LCD; 2.Non-display; 3.Missing segments/line; 4.Glass crack; 5.Current IDD is twice higher than initial value.
Low Temperature Operating	-20℃, 96HR	
High Temperature Storage	80℃, 96HR	
Low Temperature Storage	-30℃, 96HR	
High Temperature & High Humidity Storage	+60℃, 90% RH ,96 hours.	
Thermal Shock (Non-operation)	-30℃,30 min ↔ 80℃,30 min, Change time:5min 20CYC.	
ESD test	C=150pF, R=330,5points/panel Air:±8KV, 5times; Contact:±6KV, 5 times; (Environment: 15℃~35℃, 30%~60%).	
Vibration (Non-operation)	Frequency range:10~55Hz, Stroke:1.5mm Sweep:10Hz~55Hz~10Hz 2 hours for each direction of X.Y.Z. (6 hours for total) (Package condition).	
Box Drop Test	1 Corner 3 Edges 6 faces,80cm(MEDIUM BOX)	

Remark:

- 1.The test samples should be applied to only one test item.
- 2.Sample size for each test item is 5~10pcs.
- 3.For Damp Proof Test, Pure water(Resistance > 10MΩ) should be used.
- 4.In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judged as a good part.
- 5.Failure Judgment Criterion: Basic Specification, Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.



10. Cautions and Handling Precautions

10.1 Handling and Operating the Module

- (1) When the module is assembled, it should be attached to the system firmly.
Do not warp or twist the module during assembly work.
- (2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- (3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- (4) Do not allow drops of water or chemicals to remain on the display surface.
If you have the droplets for a long time, staining and discoloration may occur.
- (5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- (6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.
Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static; it may cause damage to the CMOS ICs.
- (9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (10) Do not disassemble the module.
- (11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- (12) Pins of I/F connector shall not be touched directly with bare hands.
- (13) Do not connect, disconnect the module in the "Power ON" condition.
- (14) Power supply should always be turned on/off by the item 6.1 Power On Sequence & 6.2 Power Off Sequence

10.2 Storage and Transportation.

- (1) Do not leave the panel in high temperature, and high humidity for a long time.
It is highly recommended to store the module with temperature from 0 to 35 °C and relative humidity of less than 70%
- (2) Do not store the TFT-LCD module in direct sunlight.
- (3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- (4) It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module.
In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- (5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.



11. Packing

-----TBD-----

