

# INDUSTRIAL STRENGTH... Start Your Application From **YOURITECH**

Integration support

Obsolescence Management

Embedded Systems

Human Machine Interface

Touch Solutions

Software

Quality Management

Open Frame Monitors

LCD Controller

Research & Development

Firmware

EMC tests

on-site service

In-house Manufacturing

Cover glass

System solutions

OEM Solutions

Custom Display

PCAP

Mechanical design

Production Custom designs Installation



|                      |                                                                                  |
|----------------------|----------------------------------------------------------------------------------|
| Project No.<br>项目编号  | ET040CR10-T                                                                      |
| Customer<br>客户名称     |                                                                                  |
| Module No.<br>客户型号   |                                                                                  |
| Product type<br>产品内容 | <b>Standard LCD Module</b><br><b>TFT: 720*RGBx720Dots</b><br><b>4.0" TFT LCD</b> |

## 客户确认Customer Approval

|                          |  |
|--------------------------|--|
| 项目负责人Project Manager     |  |
| 品质主管Director of Quality  |  |
| 采购工程师Purchasing Engineer |  |

| PREPARED BY | CHECKED BY | APPROVED BY |
|-------------|------------|-------------|
|             |            |             |
|             |            |             |



## 1. Introduction

### 1.1 Scope of application

This specification applies to the LCD module that is supplied by YOURITECH.

LCD specification: Dots 720xRGBx720

As to basic specification of the driver IC, refer to the IC (NV3051F) specification and data book.

All material & processing of the LCD module should be Lead Free.

### 1.2 TFT features:

Structure: TFT PANNEL+IC +FPC+BL;

ALL Viewing Type LCD

720 dot-segment and 720 dot-common outputs;

16.7M Color can be selected by software;

White LED back light;


4lane MIPI interface



## 2. LCM General specification

| ITEM              | Standard value                | Unit |
|-------------------|-------------------------------|------|
| LCD Type          | Normally Black                | --   |
| Drive element     | TFT active matrix             | --   |
| Number of pixels  | 720*3RGB(H)X720(V)            | Dots |
| Pixel arrangement | RGB Vertical Stripe           | --   |
| Pixel Pitch (W*H) | 0.141(H) X 0.141(V)           | mm   |
| Active area       | 101.52(H) x 101.52(V)         | mm   |
| Viewing direction | ALL O'CLOCK                   | --   |
| TFT Driver IC     | NV3051F                       | --   |
| TFT interface     | 4lane MIPI interface          | --   |
| Approx. Weight    | TBD                           | g    |
| LCM Size(W*H*T)   | 110.00(W) ×117.14(H) ×7.80(T) | mm   |
| Touch structure   | --                            | --   |
| Touch Driver IC   | --                            | --   |
| Touch Interface   | --                            | --   |





### 3. Absolute Maximum Rating

| Characteristics                                   | Symbol           | Min. | Max. | Unit |
|---------------------------------------------------|------------------|------|------|------|
| LCM Operating Temperature                         | T <sub>OPR</sub> | -30  | +85  | °C   |
| LCM Storage Temperature                           | T <sub>STG</sub> | -30  | +85  | °C   |
| CG Operating Temperature & Humidity (20% ~ 90%RH) | T <sub>OPR</sub> | -30  | +85  | °C   |
| CG SStorage Temperature & Humidity (20% ~ 90%RH)  | T <sub>STG</sub> | -30  | +85  | °C   |
| Humidity                                          | RH               | --   | 90   | %    |

### 4. Electrical Characteristics

#### 4.1 TFT DC Characteristics

| Characteristics           | Symbol | Min. | Typ. | Max. | Unit |
|---------------------------|--------|------|------|------|------|
| Supply Voltage for I/O    | VDDIO  | 1.65 | 1.8  | 3.3  | V    |
| Supply Voltage for(DC/DC) | VDD    | 2.7  | 3.3  | 3.3  | V    |

#### 4.2 Back-Light Unit Characteristics


The back-light system is an edge-lighting type with 20 white LEDs. The characteristics of the back-light are shown in the following tables.

| Characteristics        | Symbol         | Min. | Type   | Max. | Unit              | Notes  |
|------------------------|----------------|------|--------|------|-------------------|--------|
| Forward Voltage        | V <sub>F</sub> | 13.5 | --     | 16.0 | V                 | --     |
| Forward current        | I <sub>F</sub> | --   | 160    | --   | mA                | --     |
| Luminance(With LCD+CG) | L <sub>v</sub> | --   | 1200   | --   | cd/m <sup>2</sup> | --     |
| LED life time          | N/A            | --   | 20,000 | --   | Hr                | Note 1 |

Note:

- (1) The “LED life time” is defined as the module brightness decrease to 50% of original brightness at I<sub>L</sub>=20mA/LED. The LED life time could be decreased if operating I<sub>L</sub> is larger than 25mA/LED.

Backlight circuit diagram shown in below:



## 5. Module Function Description

| Pin No. | Symbol        | LCM Functional                                        | Notes |
|---------|---------------|-------------------------------------------------------|-------|
| 1       | GND           | Power Ground                                          |       |
| 2       | CTP VDD(NC)   | No Connection.                                        |       |
| 3       | GND           | Power Ground                                          |       |
| 4       | CTP SDA(NC)   | No Connection.                                        |       |
| 5       | CTP SCL (NC)  | No Connection.                                        |       |
| 6       | CTP INT(NC)   | No Connection.                                        |       |
| 7       | CTP RESET(NC) | No Connection.                                        |       |
| 8       | GND           | Power Ground                                          |       |
| 9       | NC            | No Connection.                                        |       |
| 10      | NC(VPP)       | No Connection.                                        |       |
| 11      | VCI 3.3V      | Power Supply For LCD.                                 |       |
| 12      | VCI 3.3V      | Power Supply For LCD.                                 |       |
| 13      | IOVCC 1.8V    | Power Supply For I/O.                                 |       |
| 14      | LCD-ID(NC)    | No Connection.                                        |       |
| 15      | PWM(NC)       | No Connection.                                        |       |
| 16      | TE            | Tearing effect output pin.                            |       |
| 17      | RESET 1.8V    | Reset pin. Setting either pin low initializes the LSI |       |
| 18      | GND           | Power Ground                                          |       |
| 19      | MIPI D3N      | MIPI-DSI Data differential signal input pins          |       |
| 20      | MIPI D3P      | MIPI-DSI Data differential signal input pins          |       |
| 21      | GND           | Power Ground                                          |       |
| 22      | MIPI D0N      | MIPI-DSI Data differential signal input pins          |       |
| 23      | MIPI D0P      | MIPI-DSI Data differential signal input pins          |       |
| 24      | GND           | Power Ground                                          |       |
| 25      | CLKN          | MIPI-DSI CLOCK differential signal input pins         |       |
| 26      | CLKP          | MIPI-DSI CLOCK differential signal input pins         |       |
| 27      | GND           | Power Ground                                          |       |
| 28      | MIPI D1N      | MIPI-DSI Data differential signal input pins          |       |
| 29      | MIPI D1P      | MIPI-DSI Data differential signal input pins          |       |
| 30      | GND           | Power Ground                                          |       |
| 31      | MIPI D2N      | MIPI-DSI Data differential signal input pins          |       |
| 32      | MIPI D2P      | MIPI-DSI Data differential signal input pins          |       |
| 33      | GND           | Power Ground                                          |       |
| 34      | GND           | Power Ground                                          |       |
| 35      | LEDK          | Power supply for backlight cathode input terminal.    |       |
| 36      | LEDK          | Power supply for backlight cathode input terminal.    |       |
| 37      | LEDK          | Power supply for backlight cathode input terminal.    |       |
| 38      | LEDA          | Power supply for backlight anode input terminal.      |       |
| 39      | LEDA          | Power supply for backlight anode input terminal.      |       |
| 40      | LEDA          | Power supply for backlight anode input terminal.      |       |


## 6. Timing Characteristics

### Power On/Off Sequence



### Case 1 – RESX line is held high or unstable by host at power on

If RESX line is held High or unstable by the host during Power On, then a Hardware Reset must be applied after both VCI and IOVCC have been applied – otherwise correct functionality is not guaranteed. There is no timing restriction upon this hardware reset.



**High speed mode**

| Parameter       | Symbol                                  | Parameter                        | Specification |     |       | Unit |
|-----------------|-----------------------------------------|----------------------------------|---------------|-----|-------|------|
|                 |                                         |                                  | MIN           | TYP | MAX   |      |
| High Speed Mode |                                         |                                  |               |     |       |      |
| DSI-CLK+/-      | 2X <sub>uiinst</sub>                    | Double UI instantaneous          | 2.22          | -   | 25    | ns   |
| DSI-CLK+/-      | U <sub>INSTA</sub> , U <sub>INSTB</sub> | UI instantaneous Half's          | 1.11          | -   | 12.5  | ns   |
| DSI-Dn+/-       | T <sub>ds</sub>                         | Data to clock setup time         | 0.15          | -   | -     | UI   |
| DSI-Dn+/-       | T <sub>dh</sub>                         | Data to clock hold time          | 0.15          | -   | -     | UI   |
| DSI-CLK+/-      | T <sub>drclk</sub>                      | Differential rise time for clock | 150           | -   | 0.3UI | ps   |
| DSI-Dn+/-       | T <sub>drdata</sub>                     | Differential rise time for data  | 150           | -   | 0.3UI | ps   |
| DSI-CLK+/-      | T <sub>dfclk</sub>                      | Differential fall time for clock | 150           | -   | 0.3UI | ps   |
| DSI-Dn+/-       | T <sub>dfdata</sub>                     | Differential fall time for data  | 150           | -   | 0.3UI | ps   |






Figure: AC characteristics for MIPI-DSI High speed mode



**Low power mode**

| Parameter      | Symbol     | Parameter                                                          | Specification |     |         | Unit |
|----------------|------------|--------------------------------------------------------------------|---------------|-----|---------|------|
|                |            |                                                                    | MIN           | TYP | MAX     |      |
| Low Power Mode |            |                                                                    |               |     |         |      |
| DSI-D0+/-      | TLPXM      | Length of LP-00, LP-01, LP-10 or LP-11 periods MPU Display Module  | 50            | -   | -       | ns   |
| DSI- D0+/-     | TLPXD      | Length of LP-00, LP-01, LP-10 or LP-11 periods Display Modulen MPU | 58            | -   | -       | ns   |
| DSI- D0+/-     | TTA-SURED  | Time-out before the MPU start driving                              | TLPXD         | -   | 2XTLPXD | ns   |
| DSI- D0+/-     | TTA-GETD   | Time to drive LP-00 by display module                              | 5XTLPXD       | -   | -       | ns   |
| DSI- D0+/-     | TTA-GOD    | Time to drive LP-00 after turnaround request – MPU                 | 4XTLPXD       | -   | -       | ns   |
| DSI- D0+/-     | Ratio TLPX | Ratio of TLPXM / TLPXD between MCU and display module              | 2/3           | -   | 3/2     |      |




Figure: BTA from the MCU to the Display Module




Figure: BTA from the Display Module to the MCU



### Bursts

| Parameter                           | Symbol                 | Parameter                                                                                       | Specification                 |     |            | Unit |
|-------------------------------------|------------------------|-------------------------------------------------------------------------------------------------|-------------------------------|-----|------------|------|
|                                     |                        |                                                                                                 | MIN                           | TYP | MAX        |      |
| High Speed Data Transmission Bursts |                        |                                                                                                 |                               |     |            |      |
| DSI-Dn+/-                           | TLPX                   | Length of any low-power state period                                                            | 50                            | -   | -          | ns   |
| DSI- Dn+/-                          | THS- PREPARE           | Time to drive LP-00 to prepare for HS transmission                                              | 40ns+4UI                      | -   | 85ns+6UI   | ns   |
| DSI- Dn+/-                          | THS- PREPARE+THS- ZERO | THS-PREPARE+time to drive HS-0 before the sync sequence                                         | 145ns+10UI                    | -   | -          | ns   |
| DSI- Dn+/-                          | TD-TERM- EN            | Time to enable Data Lane receiver line termination measured from when Dn crosses VIL(max)       | Time for Dn to reach VTERM-EN | -   | 35ns+4UI   | ns   |
| DSI- Dn+/-                          | THS-SKIP               | Time-out at RX to ignore transition period of EoT                                               | 40                            | -   | 55ns+4UI   | ns   |
| DSI- Dn+/-                          | THS-TRAIL              | Time to drive flipped differential state after last payload data bit of a HS transmission burst | max (8UI, 60ns+4UI)           | -   | -          | ns   |
| DSI- Dn+/-                          | THS-EXIT               | Time to drive LP-11 after HS burst                                                              | 100                           | -   | -          | ns   |
| DSI- Dn+/-                          | TeoT                   | Time from start of THS-TRAIL period to start of LP-11 state                                     | -                             | -   | 105ns+12UI | ns   |




Figure: High Speed Data Transmission Bursts



| Parameter                                                              | Symbol                  | Parameter                                                                                                                 | Specification                      |     |            | Unit |
|------------------------------------------------------------------------|-------------------------|---------------------------------------------------------------------------------------------------------------------------|------------------------------------|-----|------------|------|
|                                                                        |                         |                                                                                                                           | MIN                                | TYP | MAX        |      |
| Switching the clock Lane between clock Transmission and Low Power Mode |                         |                                                                                                                           |                                    |     |            |      |
| DSI-CLK+/-                                                             | TCLK-POST               | Time that the transmitter shall continue sending HS clock after the last associated Data Lane has transitioned to LP mode | 60ns+52UI                          | -   | -          | ns   |
| DSI-CLK+/-                                                             | TCLK-PRE                | Time that the HS clock shall be driven prior to any associated Data Lane beginning the transition from LP to HS mode      | 8                                  | -   | -          | UI   |
| DSI-CLK+/-                                                             | TCLK-PREPARE            | Time to drive LP-00 to prepare for HS clock transmission                                                                  | 38                                 | -   | 95         | ns   |
| DSI-CLK+/-                                                             | TCLK-TERM- EN           | Time to enable Clock Lane receiver line termination measured from when Dn crosses $V_{IL(max)}$                           | Time for Dn to reach $V_{TERM-EN}$ | -   | 38         | ns   |
| DSI- CLK+/-                                                            | TCLK-PREPARE +TCLK-ZERO | TCLK-PREPARE + time for lead HS-0 drive period before starting Clock                                                      | 300                                | -   | -          | ns   |
| DSI- CLK+/-                                                            | TCLK-TRAIL              | Time to drive HS differential state after last payload clock bit of a HS transmission burst                               | 60                                 | -   | -          | ns   |
| DSI-CLK+/-                                                             | TeoT                    | Time from start of TCLK-TRAIL period to start of LP-11 state                                                              | -                                  | -   | 105ns+12UI | ns   |





Figure: Switching the clock Lane between clock Transmission and Low Power Mode



### Reset timing characteristics



VSS=0V, IOVCC=1.65V to 3.6V, VCI=2.5V to 6.0V, Ta = -30°C to 70°C

| Symbol     | Parameter                 | Related Pins | MIN | TYP | MAX | Note                                     | Unit |
|------------|---------------------------|--------------|-----|-----|-----|------------------------------------------|------|
| $T_{resw}$ | *1) Reset low pulse width | RESX         | 10  | -   | -   | -                                        | us   |
| $T_{rest}$ | *2) Reset complete time   | -            | -   | -   | 5   | When reset applied during Sleep in mode  | ms   |
|            |                           | -            | -   | -   | 120 | When reset applied during Sleep out mode | ms   |

Table: Reset input timing


Note 1: Due to an electrostatic discharge on RESX line, spike does not cause irregular system reset according to the table below.

| RESX Pulse           | Action                                                             |
|----------------------|--------------------------------------------------------------------|
| Shorter than 5us     | Reset Rejected                                                     |
| Longer than 10us     | Reset                                                              |
| Between 5us and 10us | Reset starts<br>(It depends on voltage and temperature condition.) |

Note 2: During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120ms, when Reset Starts in Sleep Out mode. The display remains the blank state in Sleep In mode), then return to default condition for H/W reset.

Note 3: During Reset Complete Time, ID1/ID2/ID3 and VCOM value in OTP will be latched to internal register. After a rising edge of RESX, there is a H/W reset complete time (Trest) which lasted 5ms. The loading operation will be done every time during this reset.

Note 4: Spike Rejection also applies during a valid reset pulse as shown below:



Note 5: It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120 msec.



## 7. Optical Characteristics

| Parameter                        |            | Symbol        | Condition                                                    | Min.  | Typ.  | Max.  | Unit | Remark                                         |
|----------------------------------|------------|---------------|--------------------------------------------------------------|-------|-------|-------|------|------------------------------------------------|
| Viewing Angle range              | Horizontal | $\Theta_3$    | CR > 10                                                      | 80    | 85    | -     | Deg. | Note 1                                         |
|                                  |            | $\Theta_9$    |                                                              | 80    | 85    | -     | Deg. |                                                |
|                                  | Vertical   | $\Theta_{12}$ |                                                              | 80    | 85    | -     | Deg. |                                                |
|                                  |            | $\Theta_6$    |                                                              | 80    | 85    | -     | Deg. |                                                |
| Luminance Contrast ratio         |            | CR            | $\Theta = 0^\circ$<br>(Center)<br>Normal<br>Viewing<br>Angle | 1000  | 1200  | -     |      | Note 2                                         |
| Transmittance (pol)              |            | T(%)          |                                                              | 4.55  | 5.35  | -     | %    | @Silicate<br>BLU<br>POL:HC+<br>Clear<br>Note 3 |
| White luminance uniformity       |            | $\Delta Y$    |                                                              |       |       |       | %    |                                                |
| White Chromaticity               |            | $x_w$         |                                                              | 0.262 | 0.292 | 0.322 |      | CF<br>@C Light<br>Note 4                       |
|                                  |            | $y_w$         |                                                              | 0.307 | 0.337 | 0.367 |      |                                                |
| Reproduction of color            | Red        | $x_R$         |                                                              | 0.620 | 0.650 | 0.680 |      |                                                |
|                                  |            | $y_R$         |                                                              | 0.292 | 0.322 | 0.352 |      |                                                |
|                                  | Green      | $x_G$         |                                                              | 0.250 | 0.280 | 0.310 |      |                                                |
|                                  |            | $y_G$         |                                                              | 0.533 | 0.563 | 0.593 |      |                                                |
|                                  | Blue       | $x_B$         |                                                              | 0.105 | 0.135 | 0.165 |      |                                                |
|                                  |            | $y_B$         |                                                              | 0.111 | 0.141 | 0.171 |      |                                                |
| Response Time (Rising + Falling) |            | $T_{RT}$      | Ta= 25° C<br>$\Theta = 0^\circ$                              | -     | 30    | 35    | ms   | Note 5                                         |




**Note :**

1. Viewing angle is the angle at which the contrast ratio is greater than 10. The viewing are determined for the horizontal or 3, 9 o'clock direction and the vertical or 6, 12 o'clock direction with respect to the optical axis which is normal to the LCD surface.
2. Contrast measurements shall be made at viewing angle of  $\theta = 0^\circ$  and at the center of the LCD surface. Luminance shall be measured with all pixels in the view field set first to white, then to the dark (black) state. (See FIGURE 1 shown in Appendix) Luminance Contrast Ratio (CR) is defined mathematically.

$$CR = \frac{\text{Luminance when displaying a white raster}}{\text{Luminance when displaying a black raster}}$$

3. Transmittance is the Value with Polarizer(HC+Clear) & silicate BLU (Film structure is on Table 4.1)
4. The color chromaticity coordinates specified in the above Table shall be calculated from the spectral data measured with all pixels first in red, green, blue and white. Measurements shall be made at the center of the panel.
5. The electro-optical response time measurements shall be made as **FIGURE 1** shown in Appendix. The times needed for the luminance to change from 10% to 90% is  $T_r$ , and 90% to 10% is  $T_f$ .



**Figure1 Response Time Testing**



## 8. Reliability Test Item

| No. | Test Item                           | Test Condition                                       | Notes                                                                                                                                                                                                                                   |
|-----|-------------------------------------|------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1   | High Temp. Storage                  | +85°C / 96H                                          | 1. Functional test is OK.<br>Missing Segment, short,<br>unclear segment<br>non-display, display abnormally<br>and liquid crystal leakage<br>un-allowed.<br>2. No low<br>temperature bubbles, end seal<br>loose and fall, frame rainbow. |
| 2   | Low Temp. Storage                   | -30°C / 96H                                          |                                                                                                                                                                                                                                         |
| 3   | High Temp. Operating                | +85°C / 96H                                          |                                                                                                                                                                                                                                         |
| 4   | Low Temp. Operating                 | -30°C / 96H                                          |                                                                                                                                                                                                                                         |
| 5   | High Temperature / Humidity storage | 60°C x 90%RH / 96H                                   |                                                                                                                                                                                                                                         |
| 6   | Thermal and cold shock              | Static state, -30°C (30min) ~85°C (30min), 10 cycles |                                                                                                                                                                                                                                         |

