

INDUSTRIAL STRENGTH... Start Your Application From YOURITECH

Integration support

Obsolescence Management

PCAP

Embedded Systems

Human Machine Interface

Touch Solutions

Software

Quality Management

Open Frame Monitors

LCD Controller

Research & Development

Firmware

EMC tests

on-site service

Optical Bonding

In-house Manufacturing

Cover glass

System solutions

OEM Solutions

Custom Display

Production Custom designs Installation

Mechanical design



Project No. 项目编号	ET041HD01-TT
Customer 客户名称	
Module No. 客户型号	
Product type 产品内容	Standard LCD Module TFT: 720*RGBx1280Dots 4.1" TFT LCD+CTP

客户确认 Customer Approval

项目负责人 Project Manager	
品质主管 Director of Quality	
采购工程师 Purchasing Engineer	

PREPARED BY	CHECKED BY	APPROVED BY



1. Introduction

1.1 Scope of application

This specification applies to the LCD module that is supplied by YOURITECH TECHNOLOGY.

LCD specification: Dots 720xRGBx1280.

As to basic specification of the driver IC, refer to the IC (ST7703I) specification and data book.

All material & processing of the LCD module should be Lead Free.

1.2 TFT features:

Structure: TFT PANNEL+IC +FPC+BL+CTP;

IPS Type LCD

720 dot-segment and 1280 dot-common outputs;

16.7M Color can be selected by software;

White LED back light;

4lane MIPI interface


1.3 Applications:



2. LCM General specification

ITEM	Standard value	Unit
LCD Type	Normally black	--
Drive element	TFT active matrix	--
Number of pixels	720*3RGB(H)X1280(V)	Dots
Pixel arrangement	RGB Vertical stripe	--
Pixel Pitch (W*H)	0.08625(H) x0.08625 (V)	mm
Active area	51.19(H) x 91.01(V)	mm
Viewing direction	ALL O'CLOCK	mm
TFT Driver IC	ST7703I	--
TFT interface	4lane MIPI interface	--
Approx. Weight	TBD	g
LCM Size(W*H*T)	54.50(W)x 98.91(H) x 1.70(T)	mm
LCM+CTP Size(W*H*T)	61.00(W)x 113.85(H) x 3.00(T)	mm
Touch structure	G+F+F	--
Touch Driver IC	ST1633i	--
Touch Interface	I2C	--





3.Absolute Maximum Rating

Characteristics	Symbol	Min.	Max.	Unit
LCM Operating Temperature	T _{OPR}	-20	+70	°C
LCM Storage Temperature	T _{STG}	-30	+80	°C
TP Operating Temperature & Humidity (20% ~ 90%RH)	T _{OPR}	-20	+70	°C
TP SStorage Temperature & Humidity (20% ~ 90%RH)	T _{STG}	-30	+80	°C
Humidity	RH	--	90	%

4.Electrical Characteristics

4.1.1 TFT DC Characteristics

Characteristics	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage for I/O	VDDIO	1.65	1.8	3.3	V
Supply Voltage for(DC/DC)	VDD	2.5	2.8	3.3	V

4.2 Back-Light Unit Characeristics

The back-light system is an edge-lighting type with 10 white LEDs. The characteristics of the back-light are shown in the following tables.

Characteristics	Symbol	Min.	Type	Max.	Unit	Notes
Forward Voltage	V _F	14	--	16	V	--
Forward current	I _F	--	40	--	mA	--
Luminance(With LCD+CTP)	L _v	--	TBD	--	cd/m ²	--
LED life time	N/A	--	30,000	--	Hr	Note 1

Note:

The "LED life time" is defined as the module brightness decrease to 50% of original brightness at I_L=20mA/LED. The LED life time could be decreased if operating I_L is larger than 25mA/LED.

Backlight circuit diagram shown in below:



5. Module Function Description

Pin No.	Symbol	LCM Functional	Notes
1	GND	Power Ground	
2	MIPI_D3P	High speed interface data differential signal input/output pins	
3	TE(NC)	No Connection.	
4	MIPI_D3N	High speed interface data differential signal input/output pins	
5	NC	No Connection.	
6	GND	Power Ground	
7	NC	No Connection.	
8	MIPI_D0P	High speed interface data differential signal input/output pins	
9	RESET	The external reset input initializes the chip with a low input.	
10	MIPI_D0N	High speed interface data differential signal input/output pins	
11	CTP_INT	Interrupt signal	
12	GND	Power Ground	
13	CTP_SDA	Touch panel I2C data	
14	MIPI_CKP	High speed interface clock differential signal input/output pins	
15	CTP_SCL	Touch panel I2C clock	
16	MIPI_CKN	High speed interface clock differential signal input/output pins	
17	CTP_VCC	Touch panel Power supply 2.8~3.3V	
18	GND	Power Ground	
19	NC	No Connection.	
20	MIPI_D1P	High speed interface data differential signal input/output pins	
21	CTP_RST	Touch panel reset	
22	MIPI_D1N	High speed interface data differential signal input/output pins	
23	GND	Power Ground	
24	GND	Power Ground	
25	LCD-ID	ID read PIN for ID circuit.	
26	MIPI_D2P	High speed interface data differential signal input/output pins	
27	NC	No Connection.	
28	MIPI_D2N	High speed interface data differential signal input/output pins	
29	NC	No Connection.	
30	GND	Power Ground	
31	NC	No Connection.	
32	VCC 2.8V	power supply for DC/DC circuit(2.5~3.3V)	
33	LEDK	Power supply for backlight cathode input terminal.	
34	IOVCC 1.8V	power supply for the I/O circuit(1.65~2.0V)	
35	NC	No Connection.	
36	NC	No Connection.	
37	NC	No Connection.	
38	NC	No Connection.	
39	NC	No Connection.	
40	LEDA	Power supply for backlight anode input terminal.	



6. Timing Characteristics

Case 1: RESX line is held high or unstable by host at power on

If RESX line is held high or unstable by the host during power on, then a Hardware Reset must be applied after both VDD1, VDD2 and VDD3 have been applied- otherwise correct functionality is not guaranteed. There is no timing restriction upon this hardware reset.




Figure 5.33: Case 1: RESX line is held high or unstable by host at power on



DSI Interface Timing Characteristics:

High Speed Mode




Figure 7.4: DSI clock timing Characteristics




Figure 7.5: Rising and falling time on clock and data channel

(VSSA=0V, IOVCC=1.65V to 3.3V, VCI=2.5V to 3.3V, $T_A = -30$ to 70°C)

Signal	Item	Symbol	Spec.			Unit
			Min.	Typ.	Max.	
DSI_CP/ DSI_CN	Double UI instantaneous	2xUIINST	TBD	-	25	ns
	UI instantaneous	UIINSTA UIINSTB	TBD	-	12.5	ns
DP/DN	Data to clock setup time	T_{DS}	$0.15 \times UI$	-	-	ps
	Data to clock hold time	T_{dH}	$0.15 \times UI$	-	-	ps
DSI_CP/ DSI_CN	Differential rise time for clock	T_{DRCLK}	150	-	$0.3UI$	ps
	Differential fall time for clock	T_{DFTCLK}	150	-	$0.3UI$	ps
DP/DN	Differential rise time for data	T_{DRDATA}	150	-	$0.3UI$	ps
	Differential fall time for data	$T_{DFTDATA}$	150	-	$0.3UI$	ps

Table 7.3: DSI High Speed Mode Characteristics



Low Power Mode




Figure 7.6: BTA from HOST to Display Module Timing




Figure 7.7: BTA from Display Module Timing to HOST


(VSSA=0V, IOVCC=1.65V to 3.3V, VCI=2.3V to 3.3V, T_A = -30 to 70°C)

Signal	Item	Symbol	Spec.			Unit
			Min.	Typ.	Max.	
DSI_D0P/ DSI_D0P	Length of LP-00/LP01/LP10/LP11 Host → Display module	T _{LPXM}	50	-	-	ns
	Length of LP-00/LP01/LP10/LP11 Display module → Host	T _{LPXD}	50	-	-	ns
	Time-out before the MPU start driver	T _{TA-SURE}	T _{LPXD}	-	2xT _{LPXD}	ns
	Time to drive LP-00 by display module	T _{TA-GET}	5xT _{LPXD}	-	-	ns
	Time to drive LP-00 after turnaround request Host	T _{TA-GO}	4xT _{LPXD}	-	-	ns

Table 7.4: DSI Low Power Mode Characteristics




DSI BURSTS



Signal	Item	Symbol	Spec.			Unit
			Min.	Typ.	Max.	
DSI_D0P/ DSI_D0P	Length of LP-00/LP01/LP10/LP11	TLPX	50	-	-	ns
	Time to Driver LP-00 to prepare for HS transmission	THS-PREPARE	40+4UI	-	85+6UI	ns
	Time to enable data receiver line termination	THS-TERM-EN	-	-	35+4xUI	ns
	Time to drive LP-00 by display module	T _{TA-GET}	5xTLPXD	-	-	ns
	Time to drive LP-00 after turnaround request Host	T _{TAGO}	4xTLPXD	-	-	ns

Table 7.5: DSI Low Power Mode to High Speed Mode Timing




NOTE:
If the last bit is HS-0, the transmitter changes from HS-0 to HS-1
If the last bit is HS-0, the transmitter changes from HS-1 to HS-0

Signal	Item	Symbol	Spec.			Unit
			Min.	Typ.	Max.	
DSI_D0P/ DSI_D0P	Time-Out at Display Module to Ignore Transition Period of EoT	THS-SKIP	40	-	55+4xUI	ns
	Time to Driver LP-11 after HS Burst	THS-EXIT	100	-	-	ns

Table 7.6: DSI Low Power Mode to High Speed Mode Timing





Signal	Item	Symbol	Spec.			Unit
			Min.	Typ.	Max.	
DSI_CP/ DSI_CN	Time that the MCU shall continue sending HS clock after the last associated Data Lane has transitioned to LP mode	TCLK-POST	60+52xUI	-	-	ns
	Time to drive HS differential state after last payload clock bit of a HS transmission burst	TCLK TRAIL	60	-	-	ns
	Time to drive LP-11 after HS burst	THS-EXIT	100	-	-	ns
	Time to drive LP-00 to prepare for HS transmission	TCLK-PREPARE	38	-	95	ns
	Time-out at Clock Lane Display Module to enable HS Termination	TCLK-TERM-EN	-	-	38	ns
	Minimum lead HS-0 drive period before starting Clock	TCLK-PREPARE + TCLK-ZERO	300	-	-	ns
	Time that the HS clock shall be driven prior to any associated data Lane beginning the transition from LP to HS mode	TCLK-PRE	8xUI			

Table 7.7: Clock Lanes High Speed Mode to/from Low Power Mode Timing






Figure 7.8: Reset input timing


Symbol	Parameter	Related Pins	Spec.			Note	Unit
			Min.	Typ.	Max.		
tRESW	Reset low pulse width ⁽¹⁾	NRESET	10	-	-	-	μs
tREST	Reset complete time ⁽²⁾	-	15	-	-	When reset applied during SLPIN mode	ms
		-	120	-	-	When reset applied during SLPOUT mode	ms

Table 7.8: Reset Input Timing

Note: (1) Spike due to an electrostatic discharge on NRESET line does not cause irregular system reset according to the following table.

NRESET Pulse	Action
Shorter than 5 μs	Reset Rejected
Longer than 10 μs	Reset
Between 5 μs and 10 μs	Reset Start

- (2) During the resetting period, the display will be blanked (The display is entering blanking sequence, which Maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode) and then return to Default condition for H/W reset.
- (3) During Reset Complete Time, ID and VCOM value in OTP will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time (tREST) within 15ms after a rising edge of NRESET.
- (4) Spike Rejection also applies during a valid reset pulse as shown as below:



- (5) It is necessary to wait 15msec after releasing NRESET before sending commands. Also Sleep Out command cannot be sent for 120msec.



7.Optical Characteristics

Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Transmittance (with Polarizer)		T (%)	Θ=0 Normal viewing angle	—	3.1	—	%	Measuring with Polarizer , Reference Only
Transmittance (without Polarizer)		T (%)		—	10.53	—	%	
Contrast Ratio		CR		640	800	—	—	(1)(2)
Response Time	Rising	T _R		—	10	15	msec	(1)(3)
	Falling	T _F		—	20	25		
Color Gamut	(%)			—	70	—	%	C-light
Color Chromaticity (CIE1931)	White	W _x	Θ=0 Normal viewing angle	0.283	0.303	0.323	—	(1)(4) CF glass
		W _y		0.303	0.323	0.343		
	Red	R _x					—	
		R _y						
	Green	G _x					—	
		G _y						
	Blue	B _x					—	
		B _y						
Viewing Angle	Hor.	Θ _L	CR>10	—	80	—	—	(1)(4) Measuring with Polarizer , Reference Only
		Θ _R		—	80	—		
	Ver.	Θ _U		—	80	—		
		Θ _D		—	80	—		
Optima View Direction			Free					(5)




Measuring Condition

- Measuring surrounding : dark room
- Ambient temperature : $25 \pm 2^\circ\text{C}$
- 15min. warm-up time.

Measuring Equipment

- FPM520 of Westar Display technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics.

Note (1) Definition of Viewing Angle:




Note (2) Definition of Contrast Ratio (CR) :
measured at the center point of panel


$$\text{CR} = \frac{\text{Luminance with all pixels white}}{\text{Luminance with all pixels black}}$$



Note (3) Definition of Response Time: Sum of T_R and T_F



Note (4) Definition of optical measurement setup



8. Reliability Test Item

No.	Test Item	Test Condition	Notes
1	High Temp. Storage	+80°C / 96H	1. Functional test is OK. Missing Segment, short, unclear segment non-display, display abnormally and liquid crystal leakage un-allowed. 2. No low temperature bubbles, end seal loose and fall, frame rainbow.
2	Low Temp. Storage	-30°C / 96H	
3	High Tempe. Operating	+70°C / 96H	
4	Low Tempe. Operating	-20°C / 96H	
5	High Temperature / Humidity storage	50°C x 90%RH / 96H	
6	Thermal and cold shock	Static state, -20°C (30min) ~70°C (30min), 10 cycles	

9. Packing Method----TBD

