

INDUSTRIAL STRENGTH... Start Your Application From YOURITECH

Integration support

Obsolescence Management

PCAP

Embedded Systems

Human Machine Interface

Touch Solutions

Software

Quality Management

Open Frame Monitors

LCD Controller

Research & Development

Firmware

EMC tests

on-site service

Optical Bonding

In-house Manufacturing

Cover glass

System solutions

OEM Solutions

Custom Display

Production Custom designs Installation

Mechanical design



MODEL NO : ET050HD03-TT

MODEL VERSION: 01

SPEC VERSION : 1.0

ISSUED DATE: 2022-08-11

☐ Preliminary Specification

☒ Final Product Specification

Customer : _____

Approved by	Notes

Youri Confirmation

Prepared by	Reviewed by	Approved by
John	Johnny	Wang

1. Introduction

1.1 Scope of application

LCD specification: Dots 720xRGBx1280.

As to basic specification of the driver IC, refer to the IC (ST7703) specification and data book.

All material & processing of the LCD module should be Lead Free.

1.2 TFT features:

Structure: TFT PANNEL+IC +FPC+BL+CTP;

IPS Type LCD

720 dot-segment and 1280 dot-common outputs;

16.7M Color can be selected by software;

White LED back light;

4Lane MIPI interface

1.3 Applications:

2. LCM General specification

ITEM	Standard value	Unit
LCD Type	Normally black	--
Drive element	TFT active matrix	--
Number of pixels	720*3RGB(H)X1280(V)	Dots
Pixel arrangement	RGB Vertical stripe	--
Pixel Pitch (W*H)	0.08625(H) x0.08625 (V)	mm
Active area	62.10(H) x 110.40(V)	mm
Viewing direction	ALL O'CLOCK	mm
TFT Driver IC	ST7703	--
TFT interface	4Lane MIPI interface	--
Approx. Weight	TBD	g
LCM Size(W*H*T)	64.80(W)x 118.68(H) x 1.63(T)	mm
LCM+CTP Size(W*H*T)	75.10(W)x 128.90(H) x 2.94(T)	mm
Touch structure	G+F+F	--
Touch Driver IC	GT911	--
Touch Interface	I2C	--



3.Absolute Maximum Rating

Characteristics	Symbol	Min.	Max.	Unit
LCM Operating Temperature	T _{OPR}	-20	+60	°C
LCM Storage Temperature	T _{STG}	-30	+70	°C
TP Operating Temperature & Humidity(20% ~ 90%RH)	T _{OPR}	-20	+60	°C
TP SStorage Temperature & Humidity(20% ~ 90%RH)	T _{STG}	-30	+70	°C
Humidity	RH	--	90	%

4.Electrical Characteristics

4.1.1 TFT DC Characteristics

Characteristics	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage for I/O	VDDIO	1.65	1.8	2.0	V
Supply Voltage for(DC/DC)	VDD	2.5	3.3	3.3	V
Supply Voltage for(DC/DC)	VSP	--	--	--	V
Supply Voltage for(DC/DC)	VSN	--	--	--	V

4.2 Back-Light Unit Characeristics


The back-light system is an edge-lighting type with 12 white LEDs. The characteristics of the back-light are shown in the following tables.

Characteristics	Symbol	Min.	Type	Max.	Unit	Notes
Forward Voltage	V _F	18	--	20.4	V	--
Forward current	I _F	--	40	--	mA	--
Luminance(With LCD)	L _v	--	250	--	cd/m ²	--
LED life time	N/A	--	30,000	--	Hr	Note 1

Note:

- (1) The "LED life time" is defined as the module brightness decrease to 50% of original brightness at I_L=20mA/LED. The LED life time could be decreased if operating I_L is larger than 25mA/LED.

Backlight circuit diagram shown in below:



5. Module Function Description

Pin No.	Symbol	LCM Functional	Notes
1~3	LEDA	Power supply for backlight anode input terminal.	
4	NC	NC	
5~8	LEDK	Power supply for backlight cathode input terminal.	
9~10	GND	Power Ground	
11	MIPI_D2P	MIPI-DSI Data differential signal input pins	
12	MIPI_D2N	MIPI-DSI Data differential signal input pins	
13	GND	Power Ground	
14	MIPI_D1P	MIPI-DSI Data differential signal input pins	
15	MIPI_D1N	MIPI-DSI Data differential signal input pins	
16	GND	Power Ground	
17	MIPI_CKP	MIPI-DSI CLOCK differential signal input pins	
18	MIPI_CKN	MIPI-DSI CLOCK differential signal input pins	
19	GND	Power Ground	
20	DSI0_D0P	MIPI-DSI Data differential signal input pins	
21	DSI0_D0N	MIPI-DSI Data differential signal input pins	
22	GND	Power Ground	
23	DSI0_D3P	MIPI-DSI Data differential signal input pins	
24	DSI0_D3N	MIPI-DSI Data differential signal input pins	
25	GND	Power Ground	
26	TE	Tearing effect output pin.	
27	RESET	The external reset input initializes the chip with a low input.	
28	GND	Power Ground	
29	IOVCC 1.8V	power supply for the I/O circuit(1.65~2.0V)	
30~31	VCI 3.3V	power supply for DC/DC circuit(2.5~3.3V)	

Pin No.	Symbol	TP Functional	Notes
1	CTP_RESET 2.8V	CTP RESET PIN	
2	CTP_INT 2.8V	CTP INT PIN	
3	GND	Power Ground	
4	CTP_SDA 2.8V	CTP SDA PIN	
5	CTP_SCL 2.8V	CTP SCL PIN	
6	CTP_VDD 2.8V	CTP VDD PIN	

6. Timing Characteristics

If RESX line is held low (and stable) by the host during power on, then the RESX must be held low for minimum 10μsec after both VDD1, VDD2 and VDD3 have been applied.




Figure 5.34: Case 2: RESX line is held low by host at power on

DSI Interface Timing Characteristics:

High Speed Mode




Figure 7.4: DSI clock timing Characteristics




Figure 7.5: Rising and falling time on clock and data channel

(VSSA=0V, IOVCC=1.65V to 3.3V, VCI=2.5V to 3.3V, $T_A = -30$ to 70°C)

Signal	Item	Symbol	Spec.			Unit
			Min.	Typ.	Max.	
DSI_CP/ DSI_CN	Double UI instantaneous	$2xUINST$	TBD	-	25	ns
	UI instantaneous	$UINSTA$ $UINSTB$	TBD	-	12.5	ns
DP/DN	Data to clock setup time	T_{DS}	$0.15xUI$	-	-	ps
	Data to clock hold time	T_{DH}	$0.15xUI$	-	-	ps
DSI_CP/ DSI_CN	Differential rise time for clock	T_{DRCLK}	150	-	$0.3UI$	ps
	Differential fall time for clock	T_{DFCLK}	150	-	$0.3UI$	ps
DP/DN	Differential rise time for data	T_{DRDATA}	150	-	$0.3UI$	ps
	Differential fall time for data	T_{DFDATA}	150	-	$0.3UI$	ps

Table 7.3: DSI High Speed Mode Characteristics

Low Power Mode




Figure 7.6: BTA from HOST to Display Module Timing





Figure 7.7: BTA from Display Module Timing to HOST

(VSSA=0V, IOVCC=1.65V to 3.3V, VCI=2.3V to 3.3V, T_A = -30 to 70°C)

Signal	Item	Symbol	Spec.			Unit
			Min.	Typ.	Max.	
DSI_D0P/ DSI_D0P	Length of LP-00/LP01/LP10/LP11 Host → Display module	T _{LPXM}	50	-	-	ns
	Length of LP-00/LP01/LP10/LP11 Display module → Host	T _{LPXD}	50	-	-	ns
	Time-out before the MPU start driver	T _{TA-SURE}	T _{LPXD}	-	2xT _{LPXD}	ns
	Time to drive LP-00 by display module	T _{TA-GET}	5xT _{LPXD}	-	-	ns
	Time to drive LP-00 after turnaround request Host	T _{TA-GET}	4xT _{LPXD}	-	-	ns


Table 7.4: DSI Low Power Mode Characteristics

DSI BURSTS




Signal	Item	Symbol	Spec.			Unit
			Min.	Typ.	Max.	
DSI_D0P/ DSI_D0P	Length of LP-00/LP01/LP10/LP11	T _{LPX}	50	-	-	ns
	Time to Driver LP-00 to prepare for HS transmission	T _{HS-PREPARE}	40+4UI	-	85+6UI	ns
	Time to enable data receiver line termination	T _{HS-TERM-EN}	-	-	35+4xUI	ns
	Time to drive LP-00 by display module	T _{TA-GET}	5xT _{LPXD}	-	-	ns
	Time to drive LP-00 after turnaround request Host	T _{TAGO}	4xT _{LPXD}	-	-	ns

Table 7.5: DSI Low Power Mode to High Speed Mode Timing



Signal	Item	Symbol	Spec.			Unit
			Min.	Typ.	Max.	
DSI_D0P/ DSI_D0P	Time-Out at Display Module to Ignore Transition Period of EoT	T _{HS-SKIP}	40	-	55+4xUI	ns
	Time to Driver LP-11 after HS Burst	T _{HS-EXIT}	100	-	-	ns

Table 7.6: DSI Low Power Mode to High Speed Mode Timing



Signal	Item	Symbol	Spec.			Unit
			Min.	Typ.	Max.	
DSI_CP/ DSI_CN	Time that the MCU shall continue sending HS clock after the last associated Data Lane has transitioned to LP mode	TCLK-POST	60+52xUI	-	-	ns
	Time to drive HS differential state after last payload clock bit of a HS transmission burst	TCLK-TRAIL	60	-	-	ns
	Time to drive LP-11 after HS burst	THS-EXIT	100	-	-	ns
	Time to drive LP-00 to prepare for HS transmission	TCLK-PREPARE	38	-	95	ns
	Time-out at Clock Lane Display Module to enable HS Termination	TCLK-TERM-EN	-	-	38	ns
	Minimum lead HS-0 drive period before starting Clock	TCLK-PREPARE + TCLK-ZERO	300	-	-	ns
	Time that the HS clock shall be driven prior to any associated data Lane beginning the transition from LP to HS mode	TCLK-PRE	8xUI			

Table 7.7: Clock Lanes High Speed Mode to/from Low Power Mode Timing




Figure 7.8: Reset input timing


Symbol	Parameter	Related Pins	Spec.			Note	Unit
			Min.	Typ.	Max.		
tRESW	Reset low pulse width ⁽¹⁾	NRESET	10	-	-	-	μs
tREST	Reset complete time ⁽²⁾	-	15	-	-	When reset applied during SLPIN mode	ms
		-	120	-	-	When reset applied during SLPOUT mode	ms

Table 7.8: Reset Input Timing

Note: (1) Spike due to an electrostatic discharge on NRESET line does not cause irregular system reset according to the following table.

NRESET Pulse	Action
Shorter than 5 μs	Reset Rejected
Longer than 10 μs	Reset
Between 5 μs and 10 μs	Reset Start

- (2) During the resetting period, the display will be blanked (The display is entering blanking sequence, which Maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode) and then return to Default condition for H/W reset.
- (3) During Reset Complete Time, ID and VCOM value in OTP will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time (tREST) within 15ms after a rising edge of NRESET.
- (4) Spike Rejection also applies during a valid reset pulse as shown as below:



- (5) It is necessary to wait 15msec after releasing NRESET before sending commands. Also Sleep Out command cannot be sent for 120msec.

7.Optical Characteristics

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit	Remark
Viewing Angle range	Horizontal	Θ_3	-	80	-	Deg.	Note 1
		Θ_9	-	80	-	Deg.	
	Vertical	Θ_{12}	-	80	-	Deg.	
		Θ_6	-	80	-	Deg.	
Luminance Contrast ratio	CR	$\Theta = 0^\circ$	600	900	-		Note 2
Transmittance	T(%)	$\Theta = 0^\circ$	2.9 4.06 (APF)	3.22 4.51 (APF)	-	%	Base on C light Note 3
Color Gamut	CG	$\Theta = 0^\circ$	-	67	-	%	NTSC
White Chromaticity	x_w y_w	$\Theta = 0^\circ$		0.29 0.33			Color Filter (with ITO) Based On C light Note 4
Reproduction of color	Red	x_R		0.661			
		y_R		0.323			
	Green	x_G		0.274			
		y_G		0.583			
	Blue	x_B		0.134			
		y_B		0.124			
Threshold Voltage	V_{sat}		3.7	3.9	4.1	V	Figure 3
	V_{th}		1.8	2.0	2.2	V	
Response Time (Rising + Falling)	T_{RT}	$T_a = 25^\circ C$ $\Theta = 0^\circ$	-	30	35	ms	Note 5

Notes :

- Viewing angle is the angle at which the contrast ratio is greater than 10.
The viewing angles are determined for the horizontal or 3, 9 o'clock direction and the vertical or 6, 12 o'clock direction with respect to the optical axis which is normal to the LCD surface (see Figure 4 shown in Appendix).
- Contrast measurements shall be made at viewing angle of $\Theta = 0$ and at the center of the LCD surface. Luminance shall be measured with all pixels in the view field set first to white, then to the dark (black) state. (see Figure 4) Luminance Contrast Ratio (CR) is defined mathematically.
- Transmittance is the Value with Polarizer
- The color chromaticity coordinates specified in Table 4 shall be calculated from the spectral data measured with all pixels first in red, green, blue and white. Measurements shall be made at the center of the panel. Measurement condition is C light Source & Halogen Lamper
- The electro-optical response time measurements shall be made as Figure 5 by switching the "data" input signal ON and OFF. The times needed for the transmittance to change from 10% to 90% is T_r , and 90% to 10% is T_f .

8. Reliability Test Item

No.	Test Item	Test Condition	Notes
1	High Temp. Storage	+70°C / 96H	1. Functional test is OK. Missing Segment, short, unclear segment non-display, display abnormally and liquid crystal leakage un-allowed. 2. No low temperature bubbles, end seal loose and fall, frame rainbow.
2	Low Temp. Storage	-30°C / 96H	
3	High Temp. Operating	+60°C / 96H	
4	Low Temp. Operating	-20°C / 96H	
5	High Temperature / Humidity storage	50°C x 90%RH / 96H	
6	Thermal and cold shock	Static state, -20°C (30min) ~ 60°C (30min), 50 cycles	

9. Packing Method----TBD

- END -