

# INDUSTRIAL STRENGTH... Start Your Application From YOURITECH

Integration support

Obsolescence Management

PCAP

Embedded Systems

Human Machine Interface

Touch Solutions

Software

Quality Management

Open Frame Monitors

LCD Controller

Research & Development

Firmware

EMC tests

on-site service

Optical Bonding

In-house Manufacturing

Cover glass

System solutions

OEM Solutions

Custom Display

Production Custom designs Installation

Mechanical design



# Shenzhen Youritech Technology Co.,Limited

|                      |                                                                                        |
|----------------------|----------------------------------------------------------------------------------------|
| Project No.<br>项目编号  | ET080WX02-TT                                                                           |
| Customer<br>客户名称     |                                                                                        |
| Module No.<br>客户型号   |                                                                                        |
| Product type<br>产品内容 | <b>Standard LCD Module</b><br><b>TFT: 800*RGBx1280Dots</b><br><b>8.0”TFT LCD + CTP</b> |

|                          |  |
|--------------------------|--|
| 客户确认Customer Approval    |  |
| 项目负责人Project Manager     |  |
| 品质主管Director of Quality  |  |
| 采购工程师Purchasing Engineer |  |

## **1. Introduction**

### **1.1 Scope of application**

LCD specification: Dots 800xRGBx1280

As to basic specification of the driver IC, refer to the IC (JD9365DA-H3) specification and data book.

All material & processing of the LCD module should be Lead Free.

### **1.2 TFT features:**

Structure: TFT PANNEL+IC +FPC+BL+CTP;

ALL Viewing Type LCD

800 dot-segment and 1280 dot-common outputs;

16.7M Color can be selected by software;

White LED back light;

4lane MIPI interface

## 2. LCM General specification

| ITEM                | Standard value                | Unit |
|---------------------|-------------------------------|------|
| LCD Type            | Normally Black                | --   |
| Drive element       | TFT active matrix             | --   |
| Number of pixels    | 800*3RGB(H)X1280(V)           | Dots |
| Pixel arrangement   | RGB Vertical Stripe           | --   |
| Pixel Pitch (W*H)   | 0.13455(H) X 0.13455(V)       | mm   |
| Active area         | 107.64(H) x 172.224(V)        | mm   |
| Viewing direction   | ALL O'CLOCK                   | -    |
| TFT Driver IC       | JD9365DA-H                    |      |
| TFT interface       | 4lane MIPI interface          | -    |
| Approx. Weight      | TBD                           | g    |
| LCM Size(W*H*T)     | 114.66(W) ×184.24(H) ×2.41(T) | mm   |
| LCM+CTP Size(W*H*T) | 133.00(W) ×197.60(H) ×4.61(T) | mm   |
| Touch structure     | G+G                           |      |
| Touch Driver IC     | GT911                         | -    |
| Touch Interface     | I2C                           |      |



### 3.Absolute Maximum Rating

| Characteristics                                  | Symbol           | Min. | Max. | Unit |
|--------------------------------------------------|------------------|------|------|------|
| LCM Operating Temperature                        | T <sub>OPR</sub> | -10  | +60  | °C   |
| LCM Storage Temperature                          | T <sub>STG</sub> | -20  | +70  | °C   |
| TP Operating Temperature & Humidity(20% ~ 90%RH) | T <sub>OPR</sub> | -10  | +60  | °C   |
| TP SStorage Temperature & Humidity(20% ~ 90%RH)  | T <sub>STG</sub> | -20  | +70  | °C   |
| Humidity                                         | RH               | -    | 90   | %    |

### 4.Electrical Characteristics

#### 4.1 TFT DC Characteristics

| Characteristics           | Symbol                | Min. | Typ. | Max. | Unit |
|---------------------------|-----------------------|------|------|------|------|
| Supply Voltage for I/O    | VDDIO                 | 1.65 | 1.8  | 3.6  | V    |
| Supply Voltage for(DC/DC) | VDD                   | 2.7  | 3.3  | 3.6  | V    |
| Current Consumption       | I <sub>DD</sub>       | --   | 150  | --   | mA   |
|                           | I <sub>DD-SLEEP</sub> | --   | 80   | 160  | uA   |

#### 4.2 Back-Light Unit Characeristics


The back-light system is an edge-lighting type with 24 white LEDs. The characteristics of the back-light are shown in the following tables.

| Characteristics         | Symbol         | Min. | Type   | Max. | Unit              | Notes  |
|-------------------------|----------------|------|--------|------|-------------------|--------|
| Forward Voltage         | V <sub>F</sub> | 22.4 |        | 25.6 | V                 | -      |
| Forward current         | I <sub>F</sub> | --   | 60     | -    | mA                | -      |
| Luminance(With LCD+CTP) | L <sub>V</sub> |      | 450    | --   | cd/m <sup>2</sup> | -      |
| LED life time           | N/A            | ---- | 30,000 | --   | Hr                | Note 1 |

Note:

- (1) The “LED life time” is defined as the module brightness decrease to 50% of original brightness at I<sub>L</sub>=20mA/LED. The LED life time could be decreased if operating I<sub>L</sub> is larger than 25mA/LED.

**Backlight circuit diagram shown in below:**



## 5. Module Function Description

| Pin No. | Symbol    | LCM Functional                                        | Notes |
|---------|-----------|-------------------------------------------------------|-------|
| 1       | LEDA      | Power supply for backlight anode input terminal.      |       |
| 2       | LEDA      | Power supply for backlight anode input terminal.      |       |
| 3       | LEDA      | Power supply for backlight anode input terminal.      |       |
| 4       | NC        | NC                                                    |       |
| 5       | LEDK      | Power supply for backlight cathode input terminal.    |       |
| 6       | LEDK      | Power supply for backlight cathode input terminal.    |       |
| 7       | LEDK      | Power supply for backlight cathode input terminal.    |       |
| 8       | LEDK      | Power supply for backlight cathode input terminal.    |       |
| 9       | GND       | Power Ground                                          |       |
| 10      | GND       | Power Ground                                          |       |
| 11      | MIPI_D2+  | MIPI-DSI Data differential signal input pins          |       |
| 12      | MIPI_D2-  | MIPI-DSI Data differential signal input pins          |       |
| 13      | GND       | Power Ground                                          |       |
| 14      | MIPI_D1+  | MIPI-DSI Data differential signal input pins          |       |
| 15      | MIPI_D1-  | MIPI-DSI Data differential signal input pins          |       |
| 16      | GND       | Power Ground                                          |       |
| 17      | MIPI_CLK+ | MIPI-DSI CLOCK differential signal input pins         |       |
| 18      | MIPI_CLK- | MIPI-DSI CLOCK differential signal input pins         |       |
| 19      | GND       | Power Ground                                          |       |
| 20      | MIPI_D0+  | MIPI-DSI Data differential signal input pins          |       |
| 21      | MIPI_D0-  | MIPI-DSI Data differential signal input pins          |       |
| 22      | GND       | Power Ground                                          |       |
| 23      | MIPI_D3+  | MIPI-DSI Data differential signal input pins          |       |
| 24      | MIPI_D3-  | MIPI-DSI Data differential signal input pins          |       |
| 25      | GND       | Power Ground                                          |       |
| 26      | TE        | Serves TE (Tearing Effect) pin on MPU interface       |       |
| 27      | RESET     | Reset pin. Setting either pin low initializes the LSI |       |
| 28      | ID        | NC                                                    |       |

|    |            |                                  |  |
|----|------------|----------------------------------|--|
| 29 | VDDIO/1.8V | power supply for the I/O circuit |  |
| 30 | VDD/3.3V   | power supply for DC/DC circuit   |  |
| 31 | VDD/3.3V   | power supply for DC/DC circuit   |  |

## 6. Timing Characteristics


### Power on sequence for differential power mode

| Symbol   | Min | Typ      | Max      | Unit | Remark |
|----------|-----|----------|----------|------|--------|
| tRamp    | -   | no limit | -        | us   |        |
| tPWON    | 0   | -        | -        | ms   |        |
| tON1     | 0   | -        | -        | ms   |        |
| tMIPI-ON | 0   | -        | tRPWIRES | ms   |        |
| tRPWIRES | 5   | -        | -        | ms   |        |
| tRESETL  | 10  | -        | -        | us   |        |
| tRESETH  | 5   | -        | -        | ms   |        |
| tSLPOUT  | 120 | -        | -        | ms   |        |
| tBLON    | 0   | -        | -        | ms   |        |

BOOSTM[1:0]=10 (Internal DC/DC power mode : Charge Pump, FP7721)

VCCD=IOVCC=VCCH=1.65V ~ 3.6V, VCI=VCIP=2.5V ~ 4.8V.

Power on:



## Burst Mode Data Transmission




Figure 11.7: High-Speed Data Transmission in Bursts

| Parameter                      | Description                                                                                                                         | Min                                                 | Typ | Max                 | UNIT |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------|-----|---------------------|------|
| $T_{LPX}$                      | Transmitted length of any Low-Power state period                                                                                    | 50                                                  | -   | -                   | ns   |
| $T_{HS-PREPARE}$               | Time that the transmitter drives the Data Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission | $40 + 4 \cdot UI$                                   | -   | $85 + 6 \cdot UI$   | ns   |
| $T_{HS-PREPARE} + T_{HS-ZERO}$ | $T_{HS-PREPARE}$ + time that the transmitter drives the HS-0 state prior to transmitting the Sync sequence.                         | $145 + 10 \cdot UI$                                 | -   | -                   | ns   |
| $T_{D-TERM-EN}$                | Time for the Data Lane receiver to enable the HS line termination.                                                                  | -                                                   | -   | $35 + 4 \cdot UI$   | ns   |
| $T_{HS-SETTLE}$                | Time interval during which the HS receiver shall ignore any Data Lane HS transitions.                                               | $85 + 6 \cdot UI$                                   | -   | $145 + 10 \cdot UI$ | ns   |
| $T_{HS-TRAIL}$                 | Time that the transmitter drives the flipped differential state after last payload data bit of a HS transmission burst              | $\max(n \cdot 8 \cdot UI, 60 + n \cdot 4 \cdot UI)$ | -   | -                   | ns   |
| $T_{HS-EXIT}$                  | Time that the transmitter drives LP-11 following a HS burst.                                                                        | 100                                                 | -   | -                   | ns   |




Figure 11.8: Switching the Clock Lane between Clock Transmission and Low-Power Mode

| Parameter                           | Description                                                                                                                              | Min                | Typ | Max | UNIT |
|-------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------|--------------------|-----|-----|------|
| $T_{CLK-POST}$                      | Time that the transmitter continues to send HS clock after the last associated Data Lane has transitioned to LP Mode.                    | $60 + 52 \cdot UI$ | -   | -   | ns   |
| $T_{CLK-PRE}$                       | Time that the HS clock shall be driven by the transmitter prior to any associated Data Lane beginning the transition from LP to HS mode. | $8 \cdot UI$       | -   | -   | ns   |
| $T_{CLK-PREPREPARE}$                | Time that the transmitter drives the Clock Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission.    | 38                 | -   | 95  | ns   |
| $T_{CLK-PREPREPARE} + T_{CLK-ZERO}$ | $T_{CLK-PREPREPARE}$ + time that the transmitter drives the HS-0 state prior to starting the Clock.                                      | 300                | -   | -   | ns   |
| $T_{CLK-TERM-EN}$                   | Time for the Clock Lane receiver to enable the HS line termination.                                                                      | -                  | -   | 38  | ns   |
| $T_{CLK-TRAIL}$                     | Time that the transmitter drives the HS-0 state after the last payload clock bit of a HS transmission burst.                             | 60                 | -   | -   | ns   |
| $T_{HS-EXIT}$                       | Time that the transmitter drives LP-11 following a HS burst.                                                                             | 100                | -   | -   | ns   |

## Reset input timings




Figure 11.1: Reset input timings

| Symbol   | Parameter                          | Related pins | Min. | Max.               | Unit    |
|----------|------------------------------------|--------------|------|--------------------|---------|
| $t_{RW}$ | Reset pulse width <sup>(2)</sup>   | RESX         | 10   | -                  | $\mu$ s |
| $t_{RT}$ | Reset complete time <sup>(3)</sup> | -            | -    | 5<br>(Note 5)      | ms      |
|          |                                    | -            | -    | 120<br>(Note 6, 7) | ms      |


Note: (1) The reset complete time also required time for loading ID bytes from OTP to registers. This loading is done every time when there is HW reset cancel time (t<sub>RT</sub>) within 5 ms after a rising edge of RESX.

(2) Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below.

| RESX Pulse                       | Action         |
|----------------------------------|----------------|
| Shorter than 5 $\mu$ s           | Reset Rejected |
| Longer than 10 $\mu$ s           | Reset          |
| Between 5 $\mu$ s and 10 $\mu$ s | Reset Start    |

(3) During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode) and then returns to Default condition for H/W reset.

(4) Spike Rejection also applies during a valid reset pulse as shown below:



(5) When Reset is applied during Sleep In Mode.

(6) When Reset is applied during Sleep Out Mode.

(7) It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

(8) After Sleep Out Command, it is necessary to wait 120msec then send RESX.

Table 11.3: Reset timings

## 7. Optical Characteristics

| Parameter                        |            | Symbol        | Condition                       | Min.           | Typ.  | Max.           | Unit | Remark                       |
|----------------------------------|------------|---------------|---------------------------------|----------------|-------|----------------|------|------------------------------|
| Viewing Angle range              | Horizontal | $\Theta_3$    | CR > 10                         | -              | 80    | -              | Deg. | WV-Pol<br>Note 1             |
|                                  |            | $\Theta_9$    |                                 | -              | 80    | -              | Deg. |                              |
|                                  | Vertical   | $\Theta_{12}$ |                                 | -              | 80    | -              | Deg. |                              |
|                                  |            | $\Theta_6$    |                                 | -              | 80    | -              | Deg. |                              |
| Luminance Contrast ratio         |            | CR            | $\Theta = 0^\circ$              | 900            | 1200  | -              |      | Note 2                       |
| Cell Transmittance               |            | Tr            |                                 | -              | 4.8   | -              | %    | W/O APF                      |
| White Chromaticity               |            | $x_w$         |                                 | TYP.<br>- 0.03 | 0.306 | TYP.<br>+ 0.03 |      | Note 3<br>Base on<br>C Light |
|                                  |            | $y_w$         |                                 |                | 0.360 |                |      |                              |
| Reproduction of color (C light)  | Red        | $R_x$         |                                 |                | 0.646 |                |      |                              |
|                                  |            | $R_y$         |                                 |                | 0.339 |                |      |                              |
|                                  | Green      | $G_x$         |                                 |                | 0.271 |                |      |                              |
|                                  |            | $G_y$         |                                 |                | 0.581 |                |      |                              |
|                                  | Blue       | $B_x$         |                                 |                | 0.138 |                |      |                              |
|                                  |            | $B_y$         |                                 |                | 0.158 |                |      |                              |
| Color Gamut (C light)            |            |               |                                 | -              | 60%   | -              | %    | NTSC                         |
| Response Time (Rising + Falling) |            | $T_{RT}$      | Ta= 25° C<br>$\Theta = 0^\circ$ | -              | -     | 35             | ms   | Note 4                       |

### Note :

1. Viewing angle is the angle at which the contrast ratio is greater than 10. The viewing angles are determined for the horizontal or 3, 9 o'clock direction and the vertical or 6, 12 o'clock direction with respect to the optical axis which is normal to the LCD surface .
2. Contrast measurements shall be made at viewing angle of  $\Theta = 0$  and at the center of the LCD surface. Luminance shall be measured with all pixels in the view field set first to white, then to the dark (black) state . Luminance Contrast Ratio (CR) is defined mathematically.

$$CR = \frac{\text{Luminance when displaying a white raster}}{\text{Luminance when displaying a black raster}}$$

3. Transmittance is the Value with Polarizer.
4. The color chromaticity coordinates specified in Table 6 shall be calculated from the spectral data measured with all pixels first in red, green, blue and white. Calculation is based on C light.
5. The electro-optical response time measurements shall be made as FIGURE 6 by switching the "data" input signal ON and OFF. The times needed for the luminance to change from 10% to 90% is  $T_r$ , and 90% to 10% is  $T_d$ .

### 8. Reliability Test Item

| No. | Test Item                              | Test Condition                                          | Notes                                                                                                                                                                                                                                   |
|-----|----------------------------------------|---------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1   | High Temp. Storage                     | +70°C / 96H                                             | 1. Functional test is OK.<br>Missing Segment, short,<br>unclear segment<br>non-display, display abnormally<br>and liquid crystal leakage<br>un-allowed.<br>2. No low<br>temperature bubbles, end seal<br>loose and fall, frame rainbow. |
| 2   | Low Temp. Storage                      | -20°C / 96H                                             |                                                                                                                                                                                                                                         |
| 3   | High Temp. Operating                   | +60°C / 96H                                             |                                                                                                                                                                                                                                         |
| 4   | Low Temp. Operating                    | -10°C / 96H                                             |                                                                                                                                                                                                                                         |
| 5   | High Temperature<br>/ Humidity storage | 50°C x 90%RH / 96H                                      |                                                                                                                                                                                                                                         |
| 6   | Thermal and cold shock                 | Static state, -10°C (30min) ~60°C<br>(30min), 50 cycles |                                                                                                                                                                                                                                         |

### 9. Packing Method----TBD

- END -