

INDUSTRIAL STRENGTH... Start Your Application From YOURITECH

Integration support

Obsolescence Management

Embedded Systems

Human Machine Interface

Touch Solutions

Software

Quality Management

Open Frame Monitors

LCD Controller

Research & Development

Firmware

EMC tests

on-site service

In-house Manufacturing

Cover glass

System solutions

OEM Solutions

Custom Display

PCAP

Mechanical design

Production Custom designs Installation

Optical Bonding



SPECIFICATION FOR LCM Module

MODULE No:	ET101BA01-K
CUSTOMER:	

YOURITECH	INITIAL	DATE
PREPARED BY		
CHECKED BY		
APPROVED BY		

CUSTOMER	INITIAL	DATE
APPROVED BY		



Contents

1. Block Diagram.....	5
2. Outline dimension.....	6
3. Input terminal Pin Assignment.....	7
4. LCD Optical Characteristics.....	9
4.1 Optical specification.....	9
5. TFT Electrical Characteristics.....	12
5.1 Absolute Maximum Rating (Ta=25 VSS=0V).....	12
5.2 DC Electrical Characteristics.....	12
5.3 LED Backlight Characteristics.....	13
6. MIPI Interface AC Characteristics.....	15
6.1 High Speed Mode-Clock Timing.....	15
6.2 High Speed Mode-Data Clock Channel Timing.....	15
6.3 High Speed Mode-Rising and Fall Timings.....	16
6.4 Low Speed Mode – Bus Turn Around.....	17
6.5 Data Lanes from Low Power Mode to High Speed Mode.....	18
6.6 Data Lanes from High Power Mode to High Speed Mode.....	19
6.7 DSI Clock Burst – High Speed Mode to/from Low Power Mode.....	20
6.9 Reset input timing.....	21
7. LCD Module Out-Going Quality Level.....	22
7.1 VISUAL & FUNCTION INSPECTION STANDARD.....	22
7.1.1 Inspection conditions.....	22
7.1.2 Definition.....	22
7.1.3 Sampling Plan.....	23
7.1.4 Criteria (Visual).....	24
8. Reliability Test Result.....	28
9. Cautions and Handling Precautions.....	29
9.1 Handling and Operating the Module.....	29
9.2 Storage and Transportation.....	29



* Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amorphous silicon TFT as a switching device. This module is composed of a Transmissive type TFT-LCD Panel, driver circuit, back-light unit. The resolution of a 10.1" TFT-LCD contains 440x1920 pixels, and can display up to 16.7M colors.

* Features


General Information Items	Specification	Unit	Note
	Main Panel		
Display area(AA)	57.948(H)*252.864(V) (10.1inch)	mm	-
Driver element	TFT active matrix	-	-
Display colors	16.7M	colors	-
Number of pixels	440(RGB)*1920	dots	-
TFT Pixel arrangement	RGB vertical stripe	-	-
Pixel pitch	0.0439(H)*3*0.1317(V)	mm	-
Viewing angle	ALL	o'clock	-
TFT Controller IC	ICNL9707	-	-
LCM Interface	4-lane MIPI	-	-
Display mode	Transmissive/Normally Black	-	-
Operating temperature	-20~+70	°C	-
Storage temperature	-30~+80	°C	-

* Mechanical Information


Item		Min.	Typ.	Max.	Unit	Note
FOG size	Horizontal(H)		64.98		mm	-
	Vertical(V)		266.44		mm	-
	Depth(D)		4.60		mm	-
Weight			135		g	-



1. Block Diagram



2. Outline dimension



3. Input terminal Pin Assignment

NO.	SYMBOL	DISCRIPTION	I/O
1	NC	--	--
2	VCI	- Power supply for analog circuits. Connect to an external power supply of 2.5V to 3.3V	P
3	IOVCC	- Power supply for internal logic regulator. Connect to an external power supply of 1.65V to 3.3V	P
4	GND	Ground.	P
5	RESET	- The external reset input Initializes the chip with a low input. Be sure to execute a power-on reset aftersupplying power.	I
6	NC		
7	GND	Ground.	P
8	MIPI_D0N	- MIPI DSI differential data pair. (Data lane 0)	I
9	MIPI_D0P		
10	GND	Ground.	P
11	MIPI_D1N	- MIPI DSI differential data pair. (Data lane 1)	I
12	MIPI_D1P		
13	GND	Ground.	P
14	MIPI_CLN	- MIPI DSI differential clock pair	I
15	MIPI_CLP		
16	GND	Ground.	P
17	MIPI_D2N	- MIPI DSI differential data pair. (Data lane 2)	I
18	MIPI_D2P	Leave it open or fix to L GND level when not in use.	
19	GND	Ground.	P
20	MIPI_D3N	- MIPI DSI differential data pair. (Data lane 3)	I
21	MIPI_D3P	Leave it open or fix to GND level when not in use.	
22	GND	Ground.	P
23	NC		



24	NC		
25	GND	Ground.	P
26	NC		
27	NC		
28	NC		
29	NC		
30	NC		
31	LED-	Cathode pin of backlight.	P
32	LED-	Cathode pin of backlight.	P
33	NC		
34	NC		
35	NC		
36	NC		
37	NC		
38	NC		
39	LED+	Anode pin of backlight.	P
40	LED+	Anode pin of backlight.	P



4. LCD Optical Characteristics

4.1 Optical specification

Item		Symbol	Condition	Min.	Typ.	Max.	Unit.	Note
Contrast Ratio		CR	$\Theta=0$ Normal viewing angle	900	1200	--		(1)(2)
Response time	Rising	T_R+T_F		--	--	35	msec	(1)(3)
	Falling							
Color Gamut		S(%)		--	68.5	--	%	
Color Filter Chromaticity	White	W_X	-0.04	$+0.04$	0.2862		(1)(4) CF glass	
		W_Y			0.3083			
	Red	R_X			0.6324			
		R_Y			0.3410			
	Green	G_X			0.2918			
		G_Y			0.5828			
	Blue	B_X			0.1492			
		B_Y			0.0478			
Viewing angle	Hor.	Θ_L	CR>10	80	85	--	(1)(4)	
		Θ_R		80	85	--		
	Ver.	Θ_U		80	85	--		
		Θ_D		80	85	--		
Option View Direction		Free						

*The data comes from the LCD specification.

Measuring Condition

Measuring surrounding : dark room

Ambient temperature : $25\pm 2^\circ\text{C}$


15min. warm-up time.

Measuring Equipment

FPM520 , which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics.




Note (1): Definition of Viewing Angle :




Note (2): Definition of Contrast Ratio(CR) :measured at the center point of panel

$$CR = \frac{\text{Luminance with all pixels white}}{\text{Luminance with all pixels black}}$$

Note (3): Response Time



Note (4): Definition of optical measurement setup



5. TFT Electrical Characteristics

5.1 Absolute Maximum Rating (Ta=25 VSS=0V)

Characteristics	Symbol	Min.	Max.	Unit	Note
Digital Supply Voltage	VCI	-0.3	6.6	V	Note1
Digital interface supply Voltage	IOVCC	-0.3	3.3	V	Note1
Operating temperature	T _{OP}	-20	+70	°C	
Storage temperature	T _{ST}	-30	+80	°C	

NOTE1: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

5.2 DC Electrical Characteristics

Characteristics	Symbol	Min.	Typ.	Max.	Unit	Note
Digital Supply Voltage	VCC	2.6	3.0	3.6	V	--
Digital interface supply Voltage	IOVCC	1.65	1.8	1.95	V	--
Normal mode Current consumption	IDD	--	44	88	mA	--
Level input voltage	V _{IH}	0.7 IOVCC	--	IOVCC	V	--
	V _{IL}	-0.3	--	0.3 IOVCC	V	--
Level output voltage	V _{OH}	0.8* IOVCC	--	IOVCC	V	--
	V _{OL}	GND	--	0.2 IOVCC	V	--



5.3 LED Backlight Characteristics

The back-light system is edge-lighting type with 16 chips White LED


Item	Symbol	Min.	Typ.	Max.	Unit	Note
Forward Current	I_F	--	80	--	mA	
Forward Voltage	V_F	--	21.6	--	V	--
LCM Luminance	L_V	700	750	--	cd/m ²	Note3
LED life time	Hr	50000			Hour	Note1,2
Uniformity	AVg	80	--	--	%	Note3

Note1: LED life time (Hr) can be defined as the time in which it continues to operate under the condition:

$T_a = 25 \pm 3^\circ\text{C}$, typical IL value indicated in the above table until the brightness becomes less than 50%.

Note 2: The “LED life time” is defined as the module brightness decrease to 50% original brightness at


$T_a = 25^\circ\text{C}$ and $I_L = 80\text{mA}$. The LED lifetime could be decreased if operating I_L is larger than 80mA. The constant current driving method is suggested.



LED(B/L) CIRCUIT



NOTE 3: Luminance Uniformity of these 9 points is defined as below:



$$\text{Uniformity} = \frac{\text{minimum luminance in 9 points (1-9)}}{\text{maximum luminance in 9 points (1-9)}}$$

$$\text{Luminance} = \frac{\text{Total Luminance of 9 points}}{9}$$



6. MIPI Interface AC Characteristics

6.1 High Speed Mode-Clock Timings




Figure 4-5 Clock Timing

Signal	Symbol	Parameter	Specification			Unit	Notes
			MIN	TYP	MAX		
CLK P/N	$2 \times UI_{INST}$	Double UI instantaneous	2.5		12.5	ns	
CLK P/N	UI_{INSTA}, UI_{INSTB}	UI instantaneous Half	1.25		6.25	ns	1,2

Note 1: UI = $UI_{INSTA} = UI_{INSTB}$.

Note 2: ICNL9707 can support max 600Mbps/lane at 4 lane and max 800Mbps/lane at 3 lane application.

6.2 High Speed Mode-Clock/Data Timings




Figure 4-6 DSI Clock / Data Timings

Signal	Symbol	Parameter	Specification			Unit	Notes
			MIN	TYP	MAX		
Dn P/N (n=0,1,2 and 3)	tDS	Data to Clock Setup time	$0.15 \times UI$			UI	
	tDH	Clock to Data Hold time	$0.15 \times UI$			UI	



6.3 High Speed Mode-Rising and Falling Timings




Figure 4-7 Rsing and Falling Timings

Parameter	Symbol	Conditions	Specification			Unit	Notes
			MIN	TYP	MAX		
Differential Rise Time for Clock	t_{DRTCLK}	CLKP/N	150pS		$0.3 \cdot UI$		2,3
Differential Rise Time for Data	$t_{DRTDATA}$	DnP/N	150pS		$0.3 \cdot UI$		1,2,3
Differential Fall Time for Clock	t_{DFTCLK}	CLKP/N	150pS		$0.3 \cdot UI$		2,3
Differential Fall Time for Data	$t_{DFTDATA}$	DnP/N	150pS		$0.3 \cdot UI$		1,2,3

Note 1: DnP/N, n =0,1,2 and 3.

Note 2: The display module has to meet timing requirements, which are defined for the transmitter (MCU) on MIPI D-PHY standard.

Note 3: DSI-CLK+ = CLKP, DSI-CLK- = CLKN, DSI-D0+ = D0P, DSI-D0- = D0N.



6.4 Low Speed Mode-Bus Turn Around




Figure 4-8 Bus Turnaround (BTA) from MCU to display module Timing




Figure 4-9 Bus Turnaround (BTA) from Display module to MCU Timing

Signal	Symbol	Parameter	Specification			Unit	Notes
			MIN	TYP	MAX		
D0P/N	TLPXM	Length of LP-00,LP-01,LP-10 or LP11 periods MCU to Display Module	50		75	nS	1
D0P/N	TLPXD	Length of LP-00,LP-01,LP-10 or LP11 periods Display Module to MCU	50		75	nS	1
D0P/N	TTA_SURED	Time-out before the Display Module starts driving	TLPXD		2 * TLPXD	nS	1
D0P/N	TTA_GETD	Time to drive LP-00 by Display Module	5 * TLPXD			nS	1
D0P/N	TTA_GOD	Time to drive LP-00 after turnaround request -MCU	4 * TLPXD			nS	1

Note 1: D0P = DSI-D0+, D0N = DSI-D0-.



6.5 Data Lanes from Low Power Mode to High Speed Mode




Figure 4-10 Data Lanes from Low Power Mode to High Speed Mode Timing

Signal	Symbol	Parameter	Specification			Unit	Notes
			MIN	TYP	MAX		
DnP/N	T _{LPX}	Length of any Low Power State Period	50			nS	1
DnP/N	T _{HS-PREPARE}	Time to drive LP-00 to prepare for HS Transmission	40+4*UI		85+6*UI	nS	1
DnP/N	T _{HS-TERM-EN}	Time to enable Data lane Receiver line termination measured from when Dn crosses VILMAX			35+4*UI	nS	1

Note 1: DnP/N, n=0, 1, 2 and 3.



6.6 Data Lanes from High Speed Mode to Low Power Mode




Figure 4-11 Data Lanes from High Speed Mode to Low Power Mode Timing

Signal	Symbol	Parameter	Specification			Unit	Notes
			MIN	TYP	MAX		
DnP/N	$T_{HS-SKIP}$	Time-Out at Display Module to ignore transition period of EoT	40		$55+4 \cdot UI$	nS	1
DnP/N	$T_{HS-EXIT}$	Time to drive LP-11 after HS burst	100			nS	1

Note 1: DnP/N, n=0, 1, 2 and 3.



6.7 DSI Clock Burst – High Speed Mode to/from Low Power Mode




Figure 4-12 Clock Lane –High speed mode to / from Low Power Mode Timing

Signal	Symbol	Parameter	Specification			Unit	Notes
			MIN	TYP	MAX		
CKP/N	TCLK-POST	Time that the MCU shall continue sending HS clock after the last associated Data Lanes has transitioned to LP mode	$60+52*UI$			nS	
CKP/N	TCLK-TRAIL	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60			nS	
CKP/N	THS-EXIT	Time to drive LP-11 after HS burst	100			nS	
CKP/N	TCLK-PREPARE	Time to drive LP-00 to prepare for HS transmission	38		95	nS	
CKP/N	TCLK-TERM-EN	Time-out at Clock Lane to enable HS termination			38	nS	
CKP/N	TCLK-PREPARE+TCLK-ZERO	Minimum lead HS-0 drive period before starting Clock	300			nS	
CKP/N	TCLK-PRE	Time that the HS clock shall be driven prior to any associated Data Lane beginning the transition from LP to HS mode	$8*UI$			nS	



6.8 Reset input timing




Figure 4-13 Reset Input Timing

Table 4-2 Reset Input Timing

Signal	Symbol	Parameter	Description	Specification			Unit	Notes
				MIN	TYP	MAX		
RESET	tRESW	Reset "L" pulse width		10			uS	1
	tRESET	Reset complete time	When reset applied during Sleep in mode			5	mS	2
			When reset applied during Sleep Out mode			120	mS	5

Note 1: Condition : Ta =25°C.


Note 2: Spike due to an electrostatic discharge on RESET line does not cause irregular system reset according to the table below.

RESET Pulse	Action
Less than 5us	Reset Rejected
More than 10uS	Reset
Between 5us and 10uS	Reset Start

Note 2: During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120ms, when Reset Starts in sleep out mode. The display remains the blank state in sleep in mode) and then return to Default condition for H/W RESET.

Note3: During Reset Complete Time, values in OTP memory will be latched to internal register during this period. This loading is done every time when there is H/W RESET complete time (tRESET) within 5ms after a rising edge of RESET.

Note 4: Spike Rejection also applies during a valid reset pulse as shown below.



Note 5: It is necessary to wait 5ms after releasing RESET when sending commands, and Sleep Out command can not be sent within 120ms.



7. LCD Module Out-Going Quality Level

7.1 VISUAL & FUNCTION INSPECTION STANDARD

7.1.1 Inspection conditions

Inspection performed under the following conditions is recommended.


Temperature : $25\pm 5^{\circ}\text{C}$

Humidity : $65\%\pm 10\%\text{RH}$


Viewing Angle : Normal viewing Angle.

Illumination: Single fluorescent lamp (300 to 700Lux)

Viewing distance:30-50cm



7.1.2 Definition



Zone A : Effective Viewing Area(Character or Digit can be seen)

Zone B : Viewing Area except Zone A

Zone C : Outside (Zone A+Zone B) which can not be seen after assembly by customer .)

Zone D : IC Bonding Area

Note:As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer



7.1.3 Sampling Plan

According to GB/T 2828-2003 ; , normal inspection, Class II

AQL:

Major defect	Minor defect
0.65	1.5

LCD: Liquid Crystal Display , LCM: Liquid Crystal Module




No	Items to be inspected	Criteria	Classification of defects
1	Functional defects	1) No display, Open or miss line 2) Display abnormally, Short 3) Backlight no lighting, abnormal lighting. etc...	Major
2	Missing	Missing components and etc...	
3	Outline dimension	Overall outline dimension beyond the drawing is not allowed, deformation and etc...	
4	Color tone	Color unevenness, refer to limited sample	Minor
5	Spot/Line defect	Light dot, Dim spot, (Note1) Polarizer Air Bubble, Polarizer accidented spot and etc...	
6	Soldering appearance	Good soldering , Peeling off is not allowed and etc...	
7	LCD/Polarizer	Black/White spot/line, scratch, crack, etc.	

Note1: a) Light dot: Dots appear bright and unchanged in size in which LCD panel is displaying under black pattern.

b) Dim dot: Dots appear dark and unchanged in size in which LCD panel is displaying under pure red, green, blue picture.



7.1.4 Criteria (Visual)

Number	Items	Criteria(mm)						
1.0 LCD Crack/Broken NOTE: X: Length Y: Width Z: Height L: Length of IT O, T: Height of LCD	(1) The edge of LCD broken	 <table><tr><td>X</td><td>Y</td><td>Z</td></tr><tr><td>≤3.0mm</td><td><Inner border line of the seal</td><td>≤T</td></tr></table>	X	Y	Z	≤3.0mm	<Inner border line of the seal	≤T
	X	Y	Z					
	≤3.0mm	<Inner border line of the seal	≤T					
(2)LCD corner broken	 <table><tr><td>X</td><td>Y</td><td>Z</td></tr><tr><td>≤3.0mm</td><td>≤L</td><td>≤T</td></tr></table>	X	Y	Z	≤3.0mm	≤L	≤T	
X	Y	Z						
≤3.0mm	≤L	≤T						
(3) LCD crack	 Crack Not allowed							



Spot defect

2.0

$\Phi=(X+Y)/2$

① light dot (black/white spot , pinhole, stain, etc.)

Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi \leq 0.15$	Ignore		Ignore
$0.15 < \Phi \leq 0.25$	3(distance $\geq 10\text{mm}$)		
$0.25 < \Phi \leq 0.4$	2(distance $\geq 10\text{mm}$)		
$\Phi > 0.4$	0		

② Dim spot (light leakage、dent、dark spot, etc)

Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi \leq 0.15$	Ignore		Ignore
$0.15 < \Phi \leq 0.25$	3(distance $\geq 10\text{mm}$)		
$0.25 < \Phi \leq 0.4$	2(distance $\geq 10\text{mm}$)		
$\Phi > 0.4$	0		



③ Polarizer accidented spot

Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi \leq 0.2$	Ignore		Ignore
$0.2 < \Phi \leq 0.5$	2(distance $\geq 10\text{mm}$)		
$\Phi > 0.5$	0		


④Polarizer Bubble

Zone Size (mm)	Acceptable Qty		
	A	B	C
$\Phi \leq 0.2$	Ignore		Ignore
$0.2 < \Phi \leq 0.4$	2(distance $\geq 10\text{mm}$)		
$0.4 < \Phi \leq 0.5$	1		
$\Phi > 0.5$	0		



3.0	LCD Pixel defect	Pixel bad points																							
		<table> <tr> <th>Item</th><th>Zone A</th><th>Acceptable Qt</th></tr> <tr> <td rowspan="3">Bright dot</td><td>Random</td><td>$N \leq 2$</td></tr> <tr> <td>2 dots adjacent</td><td>$N \leq 0$</td></tr> <tr> <td>3 dots adjacent</td><td>$N \leq 0$</td></tr> <tr> <td rowspan="3">Dark dot</td><td>Random</td><td>$N \leq 3$</td></tr> <tr> <td>2 dots adjacent</td><td>$N \leq 0$</td></tr> <tr> <td>3 dots adjacent</td><td>$N \leq 0$</td></tr> <tr> <td>Distance</td><td> 1. Minimum Distance Between Bright dots. 2. Minimum Distance Between dark dots 3. Minimum Distance Between dark and bright dot. </td><td>5mm</td></tr> <tr> <td colspan="2">Total bright and dark dot</td><td>$N \leq 4$</td></tr> </table> Note: A) Bright dot: Dots appear bright and unchanged in size in which LCD panel is displaying under black pattern. B) Dark dot: Dots appear dark and unchanged in size in which LCD panel is displaying under pure red, green, blue picture. C) 2 dot adjacent = 1 pair = 2 dots Picture:   2 dot adjacent 2 dot adjacent (vertical)   2 dot adjacent 2 dot adjacent (slant)	Item	Zone A	Acceptable Qt	Bright dot	Random	$N \leq 2$	2 dots adjacent	$N \leq 0$	3 dots adjacent	$N \leq 0$	Dark dot	Random	$N \leq 3$	2 dots adjacent	$N \leq 0$	3 dots adjacent	$N \leq 0$	Distance	1. Minimum Distance Between Bright dots. 2. Minimum Distance Between dark dots 3. Minimum Distance Between dark and bright dot.	5mm	Total bright and dark dot		$N \leq 4$
Item	Zone A	Acceptable Qt																							
Bright dot	Random	$N \leq 2$																							
	2 dots adjacent	$N \leq 0$																							
	3 dots adjacent	$N \leq 0$																							
Dark dot	Random	$N \leq 3$																							
	2 dots adjacent	$N \leq 0$																							
	3 dots adjacent	$N \leq 0$																							
Distance	1. Minimum Distance Between Bright dots. 2. Minimum Distance Between dark dots 3. Minimum Distance Between dark and bright dot.	5mm																							
Total bright and dark dot		$N \leq 4$																							



4.0	Line defect (LCD /Polarizer backlight black/white line, scratch, stain)					
						
	N : Count					
		Width(mm)	Length(m)	Acceptable Qty		
				A	B	C
		$\Phi \leq 0.05$	Ignore	Ignore		Ignore
	$0.05 < W \leq 0.06$	$L \leq 5.0$	$N \leq 3$			
	$0.06 < W \leq 0.08$	$L \leq 4.0$	$N \leq 2$			
	$W > 0.08$	Define as spot defect				
5.0	Electronic Components SMT.	Not allow missing parts, solderless connection, cold solder joint, mismatch, The positive and negative polarity opposite				
6.0	Display color& Brightness.	1. Color: Measuring the color coordinates, The measurement standard according to the datasheet or samples. 2. Brightness: Measuring the brightness of White screen, The measurement standard according to the datasheet or Samples.				
7.0	LCD Mura/Waving/ Hot spot	Not visible through 5% ND filter in 50% gray or judge by limit sample if necessary.				

Criteria (functional items)

Number	Items	Criteria (mm)
1	No display	Not allowed
2	Missing segment	Not allowed
3	Short	Not allowed
4	Backlight no lighting	Not allowed



8. Reliability Test Result

Item	Condition	Inspection after test
High Temperature Operating	70°C,96H	Inspection after 2~4hours storage at room temperature, the sample shall be free from defects: 1.Air bubble in the LCD; 2.Non-display; 3.Missing segments/line; 4.Glass crack; 5.Current IDD is twice higher than initial value.
Low Temperature Operating	-20°C, 96HR	
High Temperature Storage	80°C, 96HR	
Low Temperature Storage	-30°C, 96HR	
High Temperature & High Humidity Operating	+60°C, 90% RH ,96 hours.	
Thermal Shock (Non-operation)	-30°C,30 min ↔ +80°C,30 min, Change time:5min 20CYC.	
ESD test	C=150pF, R=330,5points/panel Air:±8KV, 5times; Contact:±6KV, 5 times; (Environment: 15°C~35°C, 30%~60%).	
Vibration (Non-operation)	Frequency range:10~55Hz, Stroke:1.5mm Sweep:10Hz~55Hz~10Hz 2 hours for each direction of X.Y.Z. (6 hours for total) (Package condition).	
Box Drop Test	1 Corner 3 Edges 6 faces,80cm(MEDIUM BOX)	

Remark:

- 1.The test samples should be applied to only one test item.
- 2.Sample size for each test item is 5~10pcs.
- 3.For Damp Proof Test, Pure water(Resistance > 10MΩ) should be used.
- 4.In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judged as a good part.
- 5.Failure Judgment Criterion: Basic Specification, Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.
6. The color fading mura of polarizing filter should not care.



9. Cautions and Handling Precautions

9.1 Handling and Operating the Module

- (1) When the module is assembled, it should be attached to the system firmly.
Do not warp or twist the module during assembly work.
- (2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- (3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- (4) Do not allow drops of water or chemicals to remain on the display surface.
If you have the droplets for a long time, staining and discoloration may occur.
- (5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- (6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.
Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static; it may cause damage to the CMOS ICs.
- (9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (10) Do not disassemble the module.
- (11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- (12) Pins of I/F connector shall not be touched directly with bare hands.
- (13) Do not connect, disconnect the module in the "Power ON" condition.
- (14) Power supply should always be turned on/off by the item 6.1 Power On Sequence & 6.2 Power Off Sequence

9.2 Storage and Transportation.

- (1) Do not leave the panel in high temperature, and high humidity for a long time.
It is highly recommended to store the module with temperature from 0 to 35 °C and relative humidity of less than 70%
- (2) Do not store the TFT-LCD module in direct sunlight.
- (3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- (4) It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module.
In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- (5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.