

INDUSTRIAL STRENGTH... Start Your Application From YOURITECH



(V) Preliminary Specifications
() Final Specifications

Module	10.1" WUXGA 16:10 Color TFT-LCD
Model Name	G101UAN04.0
Note	<i>LED Backlight without driving circuit design</i>

Company	




Checked & Approved by	Date
_____	_____

Approved by	Date
_____	_____
Prepared by	
_____	_____
General Display Business Unit / AUO Display Plus Corporation	

Contents

1. Operating Precautions	5
2. General Description	6
2.1 Display Characteristics	6
2.2 Optical Characteristics	7
3. Functional Block Diagram	10
4. Absolute Maximum Ratings	11
4.1 Absolute Ratings of TFT LCD Module	11
4.2 Absolute Ratings of Environment	11
5. Electrical Characteristics	12
5.1 TFT LCD Module	12
5.2 Backlight Unit	18
6. Signal Characteristic	19
6.1 Pixel Format Image	19
6.2 Integration Interface Requirement	19
6.3 MIPI Interface Timing	21
6.4 Power ON/OFF sequence	22
7. Panel Reliability Test	24
7.1 Vibration Test	24
7.2 Shock Test	24
7.3 Reliability Test	24
8. Mechanical Characteristics	25
8.1 LCM Standard Outline Dimension (Front View)	25
8.2 LCM Standard Outline Dimension (Rear View)	26
9. Label and Packaging	27
9.1 Shipping Label (on the rear side of TFT-LCD display)	27
9.2 Carton Label Format	27
9.3 Shipping Package of Palletizing Sequence	28

Record of Revision

Version and Date	Page	Old description	New Description																																																																							
0.0 Oct. 04, 2022	All	First draft specification	-																																																																							
0.1 Oct. 24, 2022	5	Luminance Uniformity 350 typ. (center point)	Luminance Uniformity 500 typ. (center point)																																																																							
	5	Input Voltage VDD +1.8V typ.	Input Voltage VDD +3.3V typ.																																																																							
	5	<table><tr><td>Length</td><td>141.8</td><td>142.1</td><td>142.4</td></tr><tr><td>Width</td><td>228.25</td><td>228.55</td><td>228.85</td></tr><tr><td>Thickness</td><td>2.592 4.251</td><td>2.792 (Panel side) 4.551 (PCBA side) Without protection Film</td><td>2.992 4.851</td></tr></table>	Length	141.8	142.1	142.4	Width	228.25	228.55	228.85	Thickness	2.592 4.251	2.792 (Panel side) 4.551 (PCBA side) Without protection Film	2.992 4.851	<table><tr><td>Length</td><td>141.8</td><td>142.1</td><td>142.4</td></tr><tr><td>Width</td><td>228.25</td><td>228.55</td><td>228.85</td></tr><tr><td>Thickness</td><td>2.634 4.251</td><td>2.792 (Panel side) 4.551 (PCBA side) Without protection Film</td><td>2.95 4.851</td></tr></table>	Length	141.8	142.1	142.4	Width	228.25	228.55	228.85	Thickness	2.634 4.251	2.792 (Panel side) 4.551 (PCBA side) Without protection Film	2.95 4.851																																															
	Length	141.8	142.1	142.4																																																																						
	Width	228.25	228.55	228.85																																																																						
	Thickness	2.592 4.251	2.792 (Panel side) 4.551 (PCBA side) Without protection Film	2.992 4.851																																																																						
	Length	141.8	142.1	142.4																																																																						
	Width	228.25	228.55	228.85																																																																						
	Thickness	2.634 4.251	2.792 (Panel side) 4.551 (PCBA side) Without protection Film	2.95 4.851																																																																						
	6	White Luminance min 280, typ.350	White Luminance min 400, typ.500																																																																							
	9	--	Update Functional Block Diagram																																																																							
	10	<table><tr><td>Item</td><td>Symbol</td><td>Min</td><td>Max</td><td>Unit</td><td>Conditions</td></tr><tr><td>Supply voltage</td><td>VDD</td><td>-0.3</td><td>+2.0</td><td>[Volt]</td><td>Note 1,2</td></tr><tr><td>Driver supply voltage</td><td>AVDD</td><td>-0.3</td><td>+6.5</td><td>[Volt]</td><td>Note 1,2</td></tr><tr><td>Driver supply voltage</td><td>AVEE</td><td>-6.5</td><td>+0.3</td><td>[Volt]</td><td>Note 1,2</td></tr></table>	Item	Symbol	Min	Max	Unit	Conditions	Supply voltage	VDD	-0.3	+2.0	[Volt]	Note 1,2	Driver supply voltage	AVDD	-0.3	+6.5	[Volt]	Note 1,2	Driver supply voltage	AVEE	-6.5	+0.3	[Volt]	Note 1,2	<table><tr><td>Item</td><td>Symbol</td><td>Min</td><td>Max</td><td>Unit</td><td>Conditions</td></tr><tr><td>Supply voltage</td><td>VDD</td><td>-0.3</td><td>+6.0</td><td>[Volt]</td><td>Note 1,2</td></tr></table>	Item	Symbol	Min	Max	Unit	Conditions	Supply voltage	VDD	-0.3	+6.0	[Volt]	Note 1,2																																			
Item	Symbol	Min	Max	Unit	Conditions																																																																					
Supply voltage	VDD	-0.3	+2.0	[Volt]	Note 1,2																																																																					
Driver supply voltage	AVDD	-0.3	+6.5	[Volt]	Note 1,2																																																																					
Driver supply voltage	AVEE	-6.5	+0.3	[Volt]	Note 1,2																																																																					
Item	Symbol	Min	Max	Unit	Conditions																																																																					
Supply voltage	VDD	-0.3	+6.0	[Volt]	Note 1,2																																																																					
11	--	Update 5.1.1 Power Specification																																																																								
17	<table><tr><td>Parameter</td><td>Symbol</td><td>Min</td><td>Typ</td><td>Max</td><td>Units</td></tr><tr><td>Backlight Power Consumption (W/O Efficiency)</td><td>PLED</td><td>-</td><td>1.92</td><td>2.016</td><td>[Watt]</td></tr></table>	Parameter	Symbol	Min	Typ	Max	Units	Backlight Power Consumption (W/O Efficiency)	PLED	-	1.92	2.016	[Watt]	<table><tr><td>Backlight Power Consumption (W/O Efficiency)</td><td>PLED</td><td>-</td><td>TBD</td><td>TBD</td><td>[Watt]</td></tr></table>	Backlight Power Consumption (W/O Efficiency)	PLED	-	TBD	TBD	[Watt]																																																						
Parameter	Symbol	Min	Typ	Max	Units																																																																					
Backlight Power Consumption (W/O Efficiency)	PLED	-	1.92	2.016	[Watt]																																																																					
Backlight Power Consumption (W/O Efficiency)	PLED	-	TBD	TBD	[Watt]																																																																					
17	Note 1: calculator value for reference PLED based on 24 mA	Note 1: calculator value for reference PLED based on TBD mA																																																																								
19	--	Update 6.2.2 MIPI Pin Assignment																																																																								
24	--	Modify drawing																																																																								
25	--	Delet drawing.																																																																								
0.2 Oct. 27, 2022	11	<table><tr><td>P_{VDD}</td><td>VDD Power Consumption</td><td>-</td><td>TBD</td><td>-</td><td>[Watt]</td></tr><tr><td>I_{VDD}</td><td>VDD Current</td><td>-</td><td>TBD</td><td>-</td><td>[mA]</td></tr></table>	P _{VDD}	VDD Power Consumption	-	TBD	-	[Watt]	I _{VDD}	VDD Current	-	TBD	-	[mA]	<table><tr><td>P_{VDD}</td><td>VDD Power Consumption</td><td>-</td><td>0.65*</td><td>-</td><td>[Watt]</td></tr><tr><td>I_{VDD}</td><td>VDD Current</td><td>-</td><td>197*</td><td>-</td><td>[mA]</td></tr></table>	P _{VDD}	VDD Power Consumption	-	0.65*	-	[Watt]	I _{VDD}	VDD Current	-	197*	-	[mA]																																															
	P _{VDD}	VDD Power Consumption	-	TBD	-	[Watt]																																																																				
	I _{VDD}	VDD Current	-	TBD	-	[mA]																																																																				
	P _{VDD}	VDD Power Consumption	-	0.65*	-	[Watt]																																																																				
I _{VDD}	VDD Current	-	197*	-	[mA]																																																																					
17	<table><tr><td>Parameter</td><td>Symbol</td><td>Min</td><td>Typ</td><td>Max</td><td>Units</td></tr><tr><td>Backlight Power Consumption (W/O Efficiency)</td><td>PLED</td><td>-</td><td>TBD</td><td>TBD</td><td>[Watt]</td></tr><tr><td>LED Forward Voltage of every LED string</td><td>V_F</td><td>-</td><td>2.85</td><td>3.0</td><td>[Volt]</td></tr><tr><td>LED Forward Voltage of every LED string</td><td>V_{string}</td><td>-</td><td>18.05</td><td>21</td><td>[Volt]</td></tr><tr><td>LED Forward Current of every LED string</td><td>I_F</td><td>-</td><td>TBD</td><td>-</td><td>[mA]</td></tr><tr><td>LED Forward Current of every LED string</td><td>I_{F-string}</td><td>-</td><td>TBD</td><td>-</td><td>[mA]</td></tr></table>	Parameter	Symbol	Min	Typ	Max	Units	Backlight Power Consumption (W/O Efficiency)	PLED	-	TBD	TBD	[Watt]	LED Forward Voltage of every LED string	V _F	-	2.85	3.0	[Volt]	LED Forward Voltage of every LED string	V _{string}	-	18.05	21	[Volt]	LED Forward Current of every LED string	I _F	-	TBD	-	[mA]	LED Forward Current of every LED string	I _{F-string}	-	TBD	-	[mA]	<table><tr><td>Parameter</td><td>Symbol</td><td>Min</td><td>Typ</td><td>Max</td><td>Units</td></tr><tr><td>Backlight Power Consumption (W/O Efficiency)</td><td>PLED</td><td>-</td><td>2.0*</td><td>2.1*</td><td>[Watt]</td></tr><tr><td>LED Forward Voltage of every LED string</td><td>V_F</td><td>-</td><td>2.85</td><td>3.0</td><td>[Volt]</td></tr><tr><td>LED Forward Voltage of every LED string</td><td>V_{string}</td><td>-</td><td>18.05</td><td>21</td><td>[Volt]</td></tr><tr><td>LED Forward Current of every LED string</td><td>I_F</td><td>-</td><td>25</td><td>-</td><td>[mA]</td></tr><tr><td>LED Forward Current of every LED string</td><td>I_{F-string}</td><td>-</td><td>100*</td><td>-</td><td>[mA]</td></tr></table>	Parameter	Symbol	Min	Typ	Max	Units	Backlight Power Consumption (W/O Efficiency)	PLED	-	2.0*	2.1*	[Watt]	LED Forward Voltage of every LED string	V _F	-	2.85	3.0	[Volt]	LED Forward Voltage of every LED string	V _{string}	-	18.05	21	[Volt]	LED Forward Current of every LED string	I _F	-	25	-	[mA]	LED Forward Current of every LED string	I _{F-string}	-	100*	-	[mA]
Parameter	Symbol	Min	Typ	Max	Units																																																																					
Backlight Power Consumption (W/O Efficiency)	PLED	-	TBD	TBD	[Watt]																																																																					
LED Forward Voltage of every LED string	V _F	-	2.85	3.0	[Volt]																																																																					
LED Forward Voltage of every LED string	V _{string}	-	18.05	21	[Volt]																																																																					
LED Forward Current of every LED string	I _F	-	TBD	-	[mA]																																																																					
LED Forward Current of every LED string	I _{F-string}	-	TBD	-	[mA]																																																																					
Parameter	Symbol	Min	Typ	Max	Units																																																																					
Backlight Power Consumption (W/O Efficiency)	PLED	-	2.0*	2.1*	[Watt]																																																																					
LED Forward Voltage of every LED string	V _F	-	2.85	3.0	[Volt]																																																																					
LED Forward Voltage of every LED string	V _{string}	-	18.05	21	[Volt]																																																																					
LED Forward Current of every LED string	I _F	-	25	-	[mA]																																																																					
LED Forward Current of every LED string	I _{F-string}	-	100*	-	[mA]																																																																					
20	--	Modify 6.4.1 Power																																																																								
0.3 Nov. 28, 2022	5	<table><tr><td>Thickness</td><td>2.634 4.251</td><td>2.792 (Panel side) 4.551 (PCBA side) Without protection Film</td><td>2.95 4.851</td></tr></table>	Thickness	2.634 4.251	2.792 (Panel side) 4.551 (PCBA side) Without protection Film	2.95 4.851	<table><tr><td>Thickness</td><td>2.532 4.149</td><td>2.690 (Panel side) 4.449 (PCBA side) Without protection Film</td><td>2.95 4.749</td></tr></table>	Thickness	2.532 4.149	2.690 (Panel side) 4.449 (PCBA side) Without protection Film	2.95 4.749																																																															
	Thickness	2.634 4.251	2.792 (Panel side) 4.551 (PCBA side) Without protection Film	2.95 4.851																																																																						
	Thickness	2.532 4.149	2.690 (Panel side) 4.449 (PCBA side) Without protection Film	2.95 4.749																																																																						
24																																																																										
25	--	Add LCM Standard Outline Dimension (Rear View)drawing																																																																								
0.4 Dec. 20, 2022	All	Model Name G101UAN04.x	Modify Model Name G101UAN04.0																																																																							
0.5 Dec. 26, 2022	5	<table><tr><td>Thickness</td><td>2.532 4.149</td><td>2.690 (Panel side) 4.449 (PCBA side) Without protection Film</td><td>2.95 4.749</td></tr></table>	Thickness	2.532 4.149	2.690 (Panel side) 4.449 (PCBA side) Without protection Film	2.95 4.749	<table><tr><td>Thickness</td><td>2.532 4.720</td><td>2.690 (Panel side) 5.020 (PCBA side) Without protection Film</td><td>2.95 5.320</td></tr></table> Change to Panasonic-AYF564035 Connector	Thickness	2.532 4.720	2.690 (Panel side) 5.020 (PCBA side) Without protection Film	2.95 5.320																																																															
	Thickness	2.532 4.149	2.690 (Panel side) 4.449 (PCBA side) Without protection Film	2.95 4.749																																																																						
	Thickness	2.532 4.720	2.690 (Panel side) 5.020 (PCBA side) Without protection Film	2.95 5.320																																																																						
	18	MIPI Connector I-PEX- I-PEX 20655-045E-01	MIPI Connector Panasonic-AYF564035																																																																							
	19	MIPI Pin Assignment (45 pin)	Change MIPI Pin Assignment (40 pin)																																																																							
24	--	Change to Panasonic-AYF564035 Connector Modify PCBA side thickness drawing																																																																								
25	--	Drawing change to Panasonic-AYF564035 Connector																																																																								
0.6 Dec. 29, 2022	5	<table><tr><td>Thickness</td><td>2.532 4.720</td><td>2.690 (Panel side) 5.020 (PCBA side) Without protection Film</td><td>2.95 5.320</td></tr></table>	Thickness	2.532 4.720	2.690 (Panel side) 5.020 (PCBA side) Without protection Film	2.95 5.320	<table><tr><td>Thickness</td><td>2.532 4.755</td><td>2.690 (Panel side) 5.055 (PCBA side) Without protection Film</td><td>2.95 5.355</td></tr></table>	Thickness	2.532 4.755	2.690 (Panel side) 5.055 (PCBA side) Without protection Film	2.95 5.355																																																															
	Thickness	2.532 4.720	2.690 (Panel side) 5.020 (PCBA side) Without protection Film	2.95 5.320																																																																						
Thickness	2.532 4.755	2.690 (Panel side) 5.055 (PCBA side) Without protection Film	2.95 5.355																																																																							
24																																																																										

0.7 May. 26, 2023	21	<table><tr><th>Parameter</th><th>Symbol</th><th>Min.</th><th>Typ.</th><th>Max.</th><th>Unit</th></tr><tr><td>Frame Rate</td><td>---</td><td>60.011</td><td>60.015</td><td>60.019</td><td>Hz</td></tr><tr><td>Clock frequency</td><td>1/ T_{Clock}</td><td>159.16</td><td>161.86</td><td>164.56</td><td>MHz</td></tr><tr><td rowspan="3">Vertical Section</td><td>Period</td><td>T_v</td><td>2037</td><td>2037</td><td rowspan="3">T_{Line}</td></tr><tr><td>Active</td><td>T_{vd}</td><td colspan="2">1920</td></tr><tr><td>Blanking</td><td>T_{vb}</td><td>117</td><td>117</td></tr><tr><td rowspan="3">Horizontal Section</td><td>Period</td><td>T_h</td><td>1302</td><td>1324</td><td rowspan="3">T_{Clock}</td></tr><tr><td>Active</td><td>T_{hd}</td><td colspan="2">1200</td></tr><tr><td>Blanking</td><td>T_{hb}</td><td>102</td><td>124</td></tr></table> Note: Total vertical line number =2037 (active line:1920, total VBP:91 lines, total VFP:26 lines)				Parameter	Symbol	Min.	Typ.	Max.	Unit	Frame Rate	---	60.011	60.015	60.019	Hz	Clock frequency	1/ T _{Clock}	159.16	161.86	164.56	MHz	Vertical Section	Period	T _v	2037	2037	T _{Line}	Active	T _{vd}	1920		Blanking	T _{vb}	117	117	Horizontal Section	Period	T _h	1302	1324	T _{Clock}	Active	T _{hd}	1200		Blanking	T _{hb}	102	124	<table><tr><th>Parameter</th><th>Symbol</th><th>Min.</th><th>Typ.</th><th>Max.</th><th>Unit</th></tr><tr><td>Frame Rate</td><td>---</td><td>59.7</td><td>60.0</td><td>60.3</td><td>Hz</td></tr><tr><td>Clock frequency</td><td>CLK</td><td>157.6</td><td>157.6</td><td>157.6</td><td>MHz</td></tr><tr><td rowspan="5">Vertical</td><td>Vertical total time</td><td>T_{vd}</td><td>2037</td><td>2037</td><td rowspan="5">T_{Line}</td></tr><tr><td>Vertical Active time</td><td>T_{vd}</td><td colspan="2">1920</td></tr><tr><td>Vertical Pulse Width</td><td>T_{vd}</td><td>1</td><td>1</td></tr><tr><td>Vertical Back Porch</td><td>T_{vb}</td><td>86</td><td>86</td></tr><tr><td>Vertical Front Porch</td><td>T_{vf}</td><td>30</td><td>30</td></tr><tr><td rowspan="5">Horizontal</td><td>Horizontal total time</td><td>T_{hd}</td><td>1289</td><td>1289</td><td rowspan="5">T_{Clock}</td></tr><tr><td>Horizontal Active time</td><td>T_{hd}</td><td colspan="2">1200</td></tr><tr><td>Horizontal Pulse Width</td><td>T_{hd}</td><td>1</td><td>1</td></tr><tr><td>Horizontal Back Porch</td><td>T_{hb}</td><td>44</td><td>44</td></tr><tr><td>Horizontal Front Porch</td><td>T_{hf}</td><td>44</td><td>44</td></tr><tr><td>Bit Rate</td><td>TX SPD (Mbps)</td><td>1020</td><td>1020</td><td>1020</td><td>Mbps</td></tr></table>				Parameter	Symbol	Min.	Typ.	Max.	Unit	Frame Rate	---	59.7	60.0	60.3	Hz	Clock frequency	CLK	157.6	157.6	157.6	MHz	Vertical	Vertical total time	T _{vd}	2037	2037	T _{Line}	Vertical Active time	T _{vd}	1920		Vertical Pulse Width	T _{vd}	1	1	Vertical Back Porch	T _{vb}	86	86	Vertical Front Porch	T _{vf}	30	30	Horizontal	Horizontal total time	T _{hd}	1289	1289	T _{Clock}	Horizontal Active time	T _{hd}	1200		Horizontal Pulse Width	T _{hd}	1	1	Horizontal Back Porch	T _{hb}	44	44	Horizontal Front Porch	T _{hf}	44	44	Bit Rate	TX SPD (Mbps)	1020	1020	1020	Mbps
	Parameter	Symbol	Min.	Typ.	Max.	Unit																																																																																																																					
	Frame Rate	---	60.011	60.015	60.019	Hz																																																																																																																					
	Clock frequency	1/ T _{Clock}	159.16	161.86	164.56	MHz																																																																																																																					
Vertical Section	Period	T _v	2037	2037	T _{Line}																																																																																																																						
	Active	T _{vd}	1920																																																																																																																								
	Blanking	T _{vb}	117	117																																																																																																																							
Horizontal Section	Period	T _h	1302	1324	T _{Clock}																																																																																																																						
	Active	T _{hd}	1200																																																																																																																								
	Blanking	T _{hb}	102	124																																																																																																																							
Parameter	Symbol	Min.	Typ.	Max.	Unit																																																																																																																						
Frame Rate	---	59.7	60.0	60.3	Hz																																																																																																																						
Clock frequency	CLK	157.6	157.6	157.6	MHz																																																																																																																						
Vertical	Vertical total time	T _{vd}	2037	2037	T _{Line}																																																																																																																						
	Vertical Active time	T _{vd}	1920																																																																																																																								
	Vertical Pulse Width	T _{vd}	1	1																																																																																																																							
	Vertical Back Porch	T _{vb}	86	86																																																																																																																							
	Vertical Front Porch	T _{vf}	30	30																																																																																																																							
Horizontal	Horizontal total time	T _{hd}	1289	1289	T _{Clock}																																																																																																																						
	Horizontal Active time	T _{hd}	1200																																																																																																																								
	Horizontal Pulse Width	T _{hd}	1	1																																																																																																																							
	Horizontal Back Porch	T _{hb}	44	44																																																																																																																							
	Horizontal Front Porch	T _{hf}	44	44																																																																																																																							
Bit Rate	TX SPD (Mbps)	1020	1020	1020	Mbps																																																																																																																						
27	9.1 Shipping Label				Add 9.1 Shipping Label																																																																																																																						
27	9.2 Carton Label Format				Add 9.2 Carton Label Format																																																																																																																						
28	9.3 Shipping Package of Palletizing Sequence				9.3 Shipping Package of Palletizing Sequence																																																																																																																						
0.8 Jul. 24, 2023	6	Power Consumption		[Watt]	Logic: TBD W @ full white pattern BLU: TBD W (max)		Power Consumption		[Watt]	Logic: 0.45W @ full white pattern BLU: 2.1 W (max)																																																																																																																	
	6	Weight		[Grams]	TBD g Max		Weight		[Grams]	167 g Max																																																																																																																	
	7	Red Green Blue	Rx Gx Bx	CIE 1931	TBD TBD TBD	TBD TBD TBD	Red Green Blue	Rx Gx Bx	CIE 1931	0.608 0.305 0.295	0.638 0.335 0.325																																																																																																																
	12	VDD Power Consumption		0.65	VDD Power Consumption		0.45	VDD Current		136																																																																																																																	
	18	LED Forward Current of every LED string		IF-string	100 (24X4)	LED Forward Current of every LED string		IF-string	100 (25X4)																																																																																																																		
	22	VDD regulator turn off time		80	VDD regulator turn off time		20	80																																																																																																																			
	23	--				Add 6.4.2 MIPI Command																																																																																																																					
	25	--				Modify LCM Standard Outline Dimension (Front View)																																																																																																																					

1. Operating Precautions

- 1) Since front polarizer is easily damaged, please be cautious and not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or soft cloth.
- 5) Since the panel is made of glass, it may be broken or cracked if dropped or bumped on hard surface.
- 6) To avoid ESD (Electro Static Discharge) damage, be sure to ground yourself before handling TFT-LCD Module.
- 7) Do not open nor modify the module assembly.
- 8) Do not press the reflector sheet at the back of the module to any direction.
- 9) In case if a module has to be put back into the packing container slot after it was taken out from the container, do not press the center of the LED light bar edge. Instead, press at the far ends of the LED light bar edge softly. Otherwise the TFT Module may be damaged.
- 10) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) TFT-LCD Module is not allowed to be twisted & bent even force is added on module in a very short time. Please design your display product well to avoid external force applying to module by end-user directly.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Severe temperature condition may result in different luminance, response time and lamp ignition voltage.
- 14) Continuous operating TFT-LCD display under low temperature environment may accelerate lamp exhaustion and reduce luminance dramatically.
- 15) Continuous displaying fixed pattern may induce image sticking. It's recommended to use screen saver or shuffle content periodically if fixed pattern is displayed on the screen.
- 16) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.

2. General Description

G101UAN04.0 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:10 WUXGA, 1200(H) x1920(V) screen and 16.7M colors (Real 8 bits) without LED backlight driving circuit. All input signals are MIPI interface compatible.

G101UAN04.0 is designed for a display unit of tablet application and industrial machine.

G101UAN04.0 is a RoHS product.

2.1 Display Characteristics

The following items are characteristics summary on the table under 25 °C condition:


Items	Unit	Specifications			
Screen Diagonal	[mm]	255.40			
Active Area	[mm]	135.36(H) x 216.58(V)			
Pixels H x V		1200 x 3(RBG) x 1920			
Pixel Pitch	[mm]	0.1128 X 0.1128			
Pixel Format		R.G.B. Vertical Stripe			
Display Mode		AHVA, Normally Black			
White Luminance	[cd/m2]	500 typ. (center point)			
Luminance Uniformity	δ _{5P}	5P Max. 1.25			
Contrast Ratio		900:1 (Typ.)			
Response Time	[ms]	Typ.30			
Input Voltage VDD	[Volt]	+3.3V typ.			
Power Consumption	[Watt]	Logic: 0.45W @ full white pattern BLU: 2.1 W (max)			
Weight	[Grams]	167 g Max			
Physical Size	[mm]		Min	Typ	Max
		Length	141.8	142.1	142.4
		Width	228.25	228.55	228.85
		Thickness	2.532 4.755	2.690 (Panel side) 5.055 (PCBA side) Without protection Film	2.95 5.355
Electrical Interface		4 lane MIPI			
Surface Treatment		Glare			
Support Color		16.7M colors			
Temperature Range	[°C]	-10 to +50			
Operating Storage (Non-Operating)		-20 to +60			
RoHS Compliance		RoHS Compliance			

2.2 Optical Characteristics

The optical characteristics are measured under stable conditions at 25 °C (Room Temperature):

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit	Note
White Luminance		Center Point	400	500	---	cd/m ²	1, 3, 4.
Viewing Angle	θ_R	Horizontal (Right)	80	89	---	degree	3, 8
	θ_L	CR ≥ 10 (Left)	80	89	---		
	ψ_H	Vertical (Upper)	80	89	---		
	ψ_L	CR ≥ 10 (Lower)	80	89	---		
Luminance Uniformity	%	5 Points	80	---	---		1, 2, 3
Contrast Ratio	CR		800	900	---		3, 5
Cross talk	%		---	---	2		3, 6
Response Time	T _{RT}	Rising + Falling	---	30	35	msec	3, 7
Color / Chromaticity Coordinates	Red	R _x	0.608	0.638	0.668		3
		R _y	0.305	0.335	0.365		
	Green	G _x	0.295	0.325	0.355		
		G _y	0.589	0.619	0.649		
	Blue	B _x	0.127	0.157	0.187		
		B _y	0.022	0.052	0.082		
	White	W _x	0.283	0.313	0.343		
		W _y	0.299	0.329	0.359		
NTSC	%			70			

Note 1: 5 points position (Ref: Active area)




Note 2: The luminance uniformity of 5 points is defined as minimum luminance divided by the maximum luminance values:

$$\delta_{w5} = \frac{\text{Minimum Brightness of five points}}{\text{Maximum Brightness of five points}}$$

Note 3: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Note 4 : Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points , $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$

$L(x)$ is corresponding to the luminance of the point X at Figure in Note (1).

Note 5 : Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

$$\text{Contrast ratio (CR)} = \frac{\text{Brightness on the "White" state}}{\text{Brightness on the "Black" state}}$$


Note 6 : Definition of Cross Talk (CT)

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

Where


Y_A = Luminance of measured location without gray level 255 pattern (cd/m²)

Y_B = Luminance of measured location with gray level 255 pattern (cd/m²)




Note 7: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.




Note 8: Definition of viewing angle

Viewing angle is the measurement of contrast ratio ≥ 10 , at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.



3. Functional Block Diagram

The following diagram shows the functional block of the 10.1 inches wide Color TFT/LCD 45 Pin four channel Module



4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Supply voltage	VDD	-0.3	+6.0	[Volt]	Note 1,2


4.2 Absolute Ratings of Environment

Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 3
Operation Humidity	HOP	5	95	[%RH]	Note 3
Storage Temperature	TST	-20	+60	[°C]	Note 3
Storage Humidity	HST	5	95	[%RH]	Note 3

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



5. Electrical Characteristics

5.1 TFT LCD Module

5.1.1 Power Specification

Input power specifications are as follows. The power specification are measured under 25°C and frame frequency under 60Hz

Symble	Parameter	Min	Typ	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
P _{VDD}	VDD Power Consumption	-	0.45	-	[Watt]	Note 1
I _{VDD}	VDD Current	-	136	-	[mA]	Note 1
VDD _{rp}	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	
VIH	MIPI Logic High-level Input Voltage(<i>Except RESET</i>)	1.26	1.8	1.95	[Volt]	
VIL	MIPI Logic Low-level Input Voltage(<i>Except RESET</i>)	0	-	0.54	[Volt]	
VIH	Logic High-level Input Voltage(<i>RESET</i>)	1.44	1.8	1.95	[Volt]	
VIL	Logic Low-level Input Voltage(<i>RESET</i>)	0	-	0.36	[Volt]	
VOH	MIPI Logic High-level Output Voltage	1.44	-	1.8	[Volt]	
VOL	MIPI Logic Low-level Output Voltage	0	-	0.36	[Volt]	

Note 1 : Typical power consumption is measured in white pattern @ 60Hz.


Note 2 : VIH max to be VDDI typ +0.15V

5.1.2 Signal Electrical Characteristics


Input signals shall be low or High-impedance state when VDD is off.

MIPI DC characteristics are as follows:


MIPI DPHY DC Characteristics					
Symbol	Parameter	Min	Typ	Max	Unit
Power and Operation Voltage for MIPI Receiver					
VDDAM	Power supply voltage for MIPI RX	1.65	1.8	1.95	V
VP_HSSI	High speed / Low power mode operating voltage		1.2		V
MIPI Characteristics for High Speed Receiver					
VILHS	Single-ended input low voltage	-40			mV
VIHHS	Single-ended input high voltage			460	mV
VCMRXDC	Common-mode voltage	70		330	mV
ZID	Differential input impedance	80	100	125	ohm
VOD	HS transmit differential voltage (VOD=VDP-VDN)	140	200	250	mV
VIDTH	Different input high threshold			70	mV
VIDTL	Different input low threshold	-70			mV
VTERM-EN	Single-ended threshold for HS termination enable			450	mV
MIPI Characteristics for Low Power Mode					
VI	Pad signal voltage range	-50		1350	mV
VGNDSH	Ground shift	-50		50	mV
VIL	Logic 0 input threshold	0		550	mV
VIH	Logic 1 input threshold	880		VDDAM	mV
VHYST	Input hysteresis	25			mV
VOL	Output low level	-50		50	mV
VOH	Output high level	1.1	1.2	1.3	V
ZOLP	Output impedance of Low Power Transmitter	80	100	125	ohm
VIHCD,MAX	Logic 0 contention threshold	0		200	mV
VILCD,MIN	Logic 1 contention threshold	450		VDDAM	mV



MIPI CPHY DC Characteristics					
Symbol	Parameter	Min	Typ	Max	Unit
Power and Operation Voltage for MIPI Receiver					
VDDI	Power supply voltage for MIPI RX	1.65	1.8	1.95	V
VDD	High speed / Low power mode operating voltage		1.2		V
MIPI Characteristics for High Speed Receiver					
VILHS	Single-ended input low voltage	-40			mV
VIHHS	Single-ended input high voltage			535	mV
VCMRXDC	Common-mode voltage	95		390	mV
ZID_AB ZID_BC	Differential input impedance	80	100	120	ohm
VIDTH	Different input high threshold			40	mV
VIDTL	Different input low threshold	-40			mV
VTERM-EN	Single-ended threshold for HS termination enable			450	mV
MIPI Characteristics for Low Power Mode					
VPIN	Pad signal voltage range	-50		1350	mV
VGNDSH	Ground shift	-50		50	mV
VIL	Logic 0 input threshold	0		550	mV
VIH	Logic 1 input threshold	740			mV
VHYST	Input hysteresis	25			mV
VOL	Output low level	-50		50	mV
VOH	Output high level	0.95	1.2	1.3	V
ZOLP	Output impedance of Low Power Transmitter	110			ohm
VIHCD,MAX	Logic 1 contention threshold	450			mV
VILCD,MIN	Logic 0 contention threshold			200	mV



High Speed Data Transmission: Data-Clock Timing




Symbol	Parameter	Min	Typ	Max	Units	Notes
UIINST	UI instantaneous	0.833		4	ns	1,2,10
TSKEW[TX]	Data to Clock Skew [measured at tansmitter]	-0.15		0.15	UIINST	3
		-0.2		0.2	UIINST	4
TSETUP[RX]	Data to Clock Setup Time [measured at receiver]	-0.15		0.15	UIINST	5
		-0.2		0.2	UIINST	6
THOLD[RX]	Data to Clock Hold Time [measured at reciever]	-0.15		0.15	UIINST	5
		-0.2		0.2	UIINST	6
tR/ tF	20% -80% rise time and fall time	100			ps	9
				0.3	UIINST	7
				0.35	UIINST	8

Note:

1. This value corresponds to a minimum 80 MHz data rate.
2. The minimum UI shall not be violated for any single bit period, i.e., any DDR half cycle within a data burst.
3. Total silicon and package delay budget of $0.3 \times UI_{INST}$ when D-PHY is supporting maximum data rate = 1Gbps.
4. Total silicon and package delay budget of $0.4 \times UI_{INST}$ when D-PHY is supporting maximum data rate > 1Gbps.
5. Total setup and hole window for receiver of $0.3 \times UI_{INST}$ when D-PHY is supporting maximum data rate = 1Gbps.
6. Total setup and hole window for receiver of $0.4 \times UI_{INST}$ when D-PHY is supporting maximum data rate > 1Gbps.
7. Applicable when operating at HS bit rates ≤ 1 Gbps ($UI \geq 1$ ns).
8. Applicable when operating at HS bit rates > 1 Gbps ($UI < 1$ ns).
9. Applicable for all HS bit rates. However, to avoid excessive radiation, bit rates ≤ 1 Gbps ($UI \geq 1$ ns), should not use values below 150 ps.
10. For MIPI speed limitation:
 - 10.1. Per lane bandwidth is 1Gbps,
 - 10.2. Total Bit Rate: 4Gbps for 8-8-8; and 2.67Gbps for 5-6-5.

High-Speed Data Transmission in Bursts



Symbol	Parameter	Min	Typ	Max	Units
THS-PREPARE	Time to drive LP-00 to prepare for HS transmission	40+4UI		85+6UI	ns
TEOT	Time from start of tHS-TRAIL or tCLK-TRAIL period to start of LP-11 state			105+12UI	ns
THS-TERM-EN	Time to enable Data Lane receiver line termination measured from when Dn cross VIL,MAX			35+4UI	ns
THS-TRAIL	Time to drive flipped differential state after last payload data bit of a HS transmission burst	60+4UI			ns
THS-SKIP	Time-out at RX to ignore transition period of EoT	40		55+4UI	ns
THS-EXIT	Time to drive LP-11 after HS burst	100			ns
TLPX	Length of any Low-Power state period	50			ns
THS-SYNC	Sync sequence period		8UI		ns
THS-ZERO	Minimum lead HS-0 drive period before the Sync sequence	105+6UI			ns


Note:

1: The minimum value depends on the bit rate. Implementations should ensure proper operation for all the supported bit rates.

2: UI means Unit Interval, equal to one half HS the clock period on the Clock Lane.


3: TLPX is an internal state machine timing reference. Externally measured values may differ slightly from the specified values due to asymmetrical rise and fall times.

Turnaround Procedure



Symbol	Parameter	Min	Typ	Max	Units
TLPX	Length of any Low-Power state period : Master side	50		75	ns
TLPX	Length of any Low-Power state period : Slave side	50		75	ns
Ratio TLPX	Ratio of TLPX(MASTER)/TLPX(SLAVE) between Master and Slave side	2/3		3/2	
TTA-SURE	Time-out before new TX side start driving	TLPX		2TLPX	ns
TTA-GET	Time to drive LP-00 by new TX		5TLPX		ns
TTA-GO	Time to drive LP-00 after Turnaround Request		4TLPX		ns

Switching the Clock Lane between Clock Transmission and Low-Power Mode



Symbol	Parameter	Min	Typ	Max	Units
TCLK-POST	Time that the transmitter shall continue sending HS clock after the last associated Data Lane has transitioned to LP mode. Note: Due to this value need to correspond with a minimum 500 Mbps data rate	60+52UI			ns
TCLK-MISS	Detection time that the clock has stopped toggling			60	ns
TCLK-PREPARE	Time to drive LP-00 to prepare for HS clock transmission	38		95	ns
TCLK-PREPARE+TCLK-ZERO	Minimum lead HS-0 drive period before starting Clock	300			ns
THS-TERM-EN	Time to enable Clock Lane receiver line termination measured from when Dn cross VIL,MAX			38	ns
TCLK-PRE	Minimum time that the HS clock must be set prior to any associated data lane beginning the transmission from LP to HS mode	8			UI
TCLK-TRAIL	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60			ns

5.2 Backlight Unit

5.2.1 LED characteristic

Following characteristics are measured under a stable condition using an inverter at 25°C (Room Temperature):


Parameter	Symbol	Min	Typ	Max	Units	Condition
Backlight Power Consumption (W/O Efficiency)	PLED		2.0	2.1	[Watt]	Note 1 (Ta= 25°C)
LED Forward Voltage	VF		2.85	3.0	[Volt]	(Ta= 25°C)
LED Forward Voltage of every LED string	Vf-string		19.95 (2.85X7)	21 (3.0X7)	[Volt]	(Ta= 25°C)
LED Forward Current	IF		25		[mA]	(Ta= 25°C)
LED Forward Current of every LED string	IF-string		100 (25X4)		[mA]	(Ta= 25°C)
LED Life time	N/A	≥15000			Hour	Note 1 (Ta=25°C)

Note 1: calculator value for reference PLED based on 25 mA

6. Signal Characteristic

6.1 Pixel Format Image

Following figure shows the relationship between input signal and LCD pixel format.



6.2 Integration Interface Requirement

6.2.1 MIPI Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	Panasonic
Type / Part Number	AYF564035
Mating Housing/Part Number	FPC

6.2.2 MIPI Pin Assignment

MIPI is a differential signal technology for LCD interface and high speed data transfer device.

Pin No.	Symbol	Description	I/O
1	GND	Ground	P
2	NC	Reserved for Analog Operating Voltage	-
3	NC	Reserved for Analog Operating Voltage	-
4	ID0	ID0 – high level (+1.8V)	I/O
5	ID1	ID0 – high level (+1.8V)	I/O
6	NC	Reserved for Analog Operating Voltage	-
7	NC	Reserved for Analog Operating Voltage	-
8	GND	Ground	P
9	D3N	MIPI differential data3 input (Negative)	I
10	D3P	MIPI differential data3 input (Positive)	I
11	GND	Ground	P
12	D0N	MIPI differential data0 input (Negative)	I
13	D0P	MIPI differential data0 input (Positive)	I
14	GND	Ground	P
15	CLKN	MIPI differential clock input (Negative)	I
16	CLKP	MIPI differential clock input (Positive)	I
17	GND	Ground	P
18	D1N	MIPI differential data1 input (Negative)	I
19	D1P	MIPI differential data1 input (Positive)	I
20	GND	Ground	P
21	D2N	MIPI differential data2 input (Negative)	I
22	D2P	MIPI differential data2 input (Positive)	I
23	GND	Ground	P
24	LED PWMO	LED PWM Out	O
25	TE	Tearing Effect Pin	O
26	RESET	RESET Display (Typ:+1.8V)	I
27	VDD	Power Supply (Typ:+3.3V)	P
28	VDD	Power Supply (Typ:+3.3V)	P
29	GND	Ground	P
30	NC	Reserved for I2C Clock for Touch (Typ:+1.8V)	I
31	NC	Reserved for I2C Data for Touch (Typ:+1.8V)	I/O
32	NC	Reserved for Interrupt for Touch (Typ:+1.8V)	I
33	NC	No Connect	-
34	GND	Ground	P
35	NC	No Connect	-
36	LEDA	Power for LED Anode	P
37	LEDA	Power for LED Anode	P
38	NC	No Connect	-
39	LEDK	Power for LED Cathode	P
40	LEDK	Power for LED Cathode	P

6.3 MIPI Interface Timing

6.3.1 Timing Characteristics

Basically, interface timings should match the 1200 x 1920 /60 Hz manufacturing guide line timing.


Parameter		Symbol	Min.	Typ.	Max.	Unit
Frame Rate		---	59.7	60.0	60.3	Hz
Clock frequency		fCLK		157.6		MHz
Vertical	Vertical total time	tvp		2037		tH
	Vertical Active time	tVadr	1920			
	Vertical Pulse Width	tVsync		1		
	Vertical Back Porch	tVBP		86		
	Vertical Front Porch	tVFP		30		
Horizontal	Horizontal total time	tHP		1289		tCLK
	Horizontal Active time	tHadr	1200			
	Horizontal Pulse Width	tHsync		1		
	Horizontal Back Porch	tHBP		44		
	Horizontal Front Porch	tHFP		44		
Bit Rate		TX SPD (MBPS)		1020		Mbps

6.4 Power ON/OFF sequence

6.4.1 Power

Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart.

<Power on>



Note 1: After Sleep-Out Command, Driver IC will reload MTP registers and do internal power on action. Therefore, any initial settings (such as 3Ah, 3Bh, etc.) by MIPI should be set after Sleep-Out command with minimum delay time 100mS.


Note 2: For detailed panel-related power sequence, please refer to NT36523 Application Notes.

Note 3: Two finger Reset is necessary.

Note 4: MIPI sleepout = 0x11 ; sleep in = 0x10 ; display on = 0x29 ; display off = 0x28

Note 5: MIPI pull LP-00 to LP-11 time is allowed during dotted line interval, moreover, if this LP-00 to LP-11 time behind last RESX=High which will cause a MIPI false control error report.


<Power off>



Item	Symbol	Condition	Min	Typ	Max	Unit
All Power On to RESX Hi-level time (90% to VIH)	tRW	Power On	10			ms
(MIPI goes to LP11 state) to RST goes to Low-level (VIL)	tRT2	Power On		0		ms
RST Hi-level (VIH) to 1st Command time	tRT1	Power On	10			ms
SLPOUT Sequence Request time	tSLPOUT	Power On	100			ms
MIPI Video Stream On time to BL On time	tBLON	Power On	40			ms
RST Low to VDD Off time (VIH to 90%)	tROFF	Power Off	0			us
BL Off to Display Off Command time	tBLOFF	Power Off	0			us
SLPIN Sequence Request time	tSLPIN	Power Off	60			ms
VDD regulator turn off time	tVDDOFF	Suspend	20		80	ms

MIPI Video Stream Off time to DISPLAY OFF command	tSOFF1	Power Off	0			us
RST goes to Low-level (VIH) to (MIPI goes to LP00 state)	tSOFF2	Power Off	0			us

The power supply on/off setting for Display ON/OFF, Standby Set/Exit, and Sleep Set/Exit sequences in figure below.



6.4.2 MIPI Command

COMMAND	ADDRESS	PARAMETER
REGW	0xFF	0xD0
REGW	0xFB	0x01
REGW	0x00	0x33
REGW	0xFF	0x2A
REGW	0xFB	0x01
REGW	0xF1	0x03
REGW	0xFF	0x20
REGW	0xFB	0x01
REGW	0x30	0x10
REGW	0xFF	0x10
REGW	0xFB	0x01
REGW	0x35	0x00
REGW	0x51	0x0F, 0xFF
REGW	0x53	0x2C
REGW	0x55	0x00
REGW	0xB2	0x80
REGW	0xB3	0x00
REGW	0xBB	0x13
REGW	0x3B	0x03, 0x57, 0x1E, 0x04, 0x04, 0x00
REGW	0x11	0x00
REGW	0x29	0x00

7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

- Test method: Non-Operation
- Acceleration: 1.5 G
- Frequency: 10 - 500Hz Random
- Sweep: 30 Minutes each Axis (X, Y, Z)

7.2 Shock Test

Test Spec:

- Test method: Non-Operation
- Acceleration: 220 G , Half sine wave
- Active time: 2 ms
- Pulse: X,Y,Z .one time for each side

7.3 Reliability Test



Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40°C , 90%RH, 300h	
High Temperature Operation	Ta= 50°C , Dry, 300h	
Low Temperature Operation	Ta= -10°C , 300h	
High Temperature Storage	Ta= 60°C , 300h	
Low Temperature Storage	Ta= -20°C , 300h	
Thermal Shock Test	Ta=-20°C to 60°C , Duration at 30 min, 100 cycles	
ESD	TBD	Note 1

Note1: According to EN 61000-4-2 , ESD class B: Some performance degradation allowed. No data lost
. Self-recoverable. No hardware failures.


Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%

8. Mechanical Characteristics

8.1 LCM Standard Outline Dimension (Front View)



8.2 LCM Standard Outline Dimension (Rear View)




9. Label and Packaging


9.1 Shipping Label (on the rear side of TFT-LCD display)



9.2 Carton Label Format



9.3 Shipping Package of Palletizing Sequence



Pallet size : 1150mm x 840mm x 132mm

Box stacked Max

Module by air : (2 *2) *5 layers , one pallet put 20 boxes , total 520pcs module

Module by sea : One pallet (2 *2) *5 layers + One pallet (2 *2) *1 layers,total 624pcs module

Module by sea_ HQ :One pallet (2 *2) *5 layers + One pallet (2 *2) *2 layers,Total 728 pcs module

Box stacked on pallet (Picture):

